文件名称:Verilog-to-VHDL-translator
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:190.1kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
描述了一个Verilog到VHDL翻译器的设计与实现。首先将Verilog模块转换为中间格式,然后按照预定义的翻译规则,生成功能等价的VHDL设计实体。该翻译器目前只支持Verilog的一个子集。通过Verilog-to-VHDL,
使得在Verilog.VHDL混合设计环境中重用Verilog设计成为可能。-Describes a Verilog to VHDL translator design and implementation. Verilog module into first intermediate format, then translated according to predefined rules to generate functional equivalent VHDL design entity. The translator currently supports only a subset of Verilog. By Verilog-to-VHDL, makes the Verilog. Mixed VHDL Verilog design environment design reuse possible.
使得在Verilog.VHDL混合设计环境中重用Verilog设计成为可能。-Describes a Verilog to VHDL translator design and implementation. Verilog module into first intermediate format, then translated according to predefined rules to generate functional equivalent VHDL design entity. The translator currently supports only a subset of Verilog. By Verilog-to-VHDL, makes the Verilog. Mixed VHDL Verilog design environment design reuse possible.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Verilog-to-VHDL translator.pdf
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.