- verilog_slides What is Verilog? ➥ Verilog HDL is a Hardware Description Language (HDL) ➥ Verilog HDL allows describe designs at a high level of abstraction as well as the lower implementation levels ➥ Primary use of HDLs is the simulation of designs ➥ Verilog is a discrete event time simulator What is VeriWell? ➥ VeriWell is a comprehensive implementation of Verilog HDL
- vocabularyinuseadvanced 新编剑桥商务英语高级考试必备词汇
- imageprocessingmatlab 对数字图像图像处理很有帮助
- zhinengxiaoboshi 完整的C语言程序
- TurnPage-2 简单的实现Xcode左右翻页（代码全）
- 11313131131 最小长度电路板排列问题：解空间树也是一颗排列树
文件名称:RS232
介绍说明－－下载内容来自于网络，使用问题请自行百度
模拟RS232接口程序,应用在没有RS232接口的低端单片机,程序用PIC16C54汇编编写,如用其它单片机,用户可参考所用单片机资料,自行修改.-Analog RS232 interface program, the application in the absence of low-end microcontroller RS232 interface, the program compiled with the PIC16C54 written, as with other devices, the user can refer to the information used by SCM, self-modification.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
RS232.ASM
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者，仅为网络服务对象提供信息存储空间，仅对用户上载内容的表现方式做保护处理，对上载内容本身不做任何修改或编辑。