文件名称:ex2_seg7
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:3.6mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
基于FPGA的七段数码管实验,怎样点亮数码管-The seven-segment FPGA-based experiment, how light LED
(系统自动生成,下载前可以参看下载内容)
下载文件列表
ex2_seg7/seg7_verilog/db/prev_cmp_seg7.asm.qmsg
ex2_seg7/seg7_verilog/db/prev_cmp_seg7.eda.qmsg
ex2_seg7/seg7_verilog/db/prev_cmp_seg7.fit.qmsg
ex2_seg7/seg7_verilog/db/prev_cmp_seg7.map.qmsg
ex2_seg7/seg7_verilog/db/prev_cmp_seg7.qmsg
ex2_seg7/seg7_verilog/db/prev_cmp_seg7.sta.qmsg
ex2_seg7/seg7_verilog/db/prev_cmp_seg7.tan.qmsg
ex2_seg7/seg7_verilog/db/seg7.(0).cnf.cdb
ex2_seg7/seg7_verilog/db/seg7.(0).cnf.hdb
ex2_seg7/seg7_verilog/db/seg7.asm.qmsg
ex2_seg7/seg7_verilog/db/seg7.cbx.xml
ex2_seg7/seg7_verilog/db/seg7.cmp.bpm
ex2_seg7/seg7_verilog/db/seg7.cmp.cdb
ex2_seg7/seg7_verilog/db/seg7.cmp.ecobp
ex2_seg7/seg7_verilog/db/seg7.cmp.hdb
ex2_seg7/seg7_verilog/db/seg7.cmp.kpt
ex2_seg7/seg7_verilog/db/seg7.cmp.logdb
ex2_seg7/seg7_verilog/db/seg7.cmp.rdb
ex2_seg7/seg7_verilog/db/seg7.cmp0.ddb
ex2_seg7/seg7_verilog/db/seg7.cmp_merge.kpt
ex2_seg7/seg7_verilog/db/seg7.db_info
ex2_seg7/seg7_verilog/db/seg7.eco.cdb
ex2_seg7/seg7_verilog/db/seg7.eda.qmsg
ex2_seg7/seg7_verilog/db/seg7.fit.qmsg
ex2_seg7/seg7_verilog/db/seg7.hier_info
ex2_seg7/seg7_verilog/db/seg7.hif
ex2_seg7/seg7_verilog/db/seg7.lpc.html
ex2_seg7/seg7_verilog/db/seg7.lpc.rdb
ex2_seg7/seg7_verilog/db/seg7.lpc.txt
ex2_seg7/seg7_verilog/db/seg7.map.bpm
ex2_seg7/seg7_verilog/db/seg7.map.cdb
ex2_seg7/seg7_verilog/db/seg7.map.ecobp
ex2_seg7/seg7_verilog/db/seg7.map.hdb
ex2_seg7/seg7_verilog/db/seg7.map.kpt
ex2_seg7/seg7_verilog/db/seg7.map.logdb
ex2_seg7/seg7_verilog/db/seg7.map.qmsg
ex2_seg7/seg7_verilog/db/seg7.map_bb.cdb
ex2_seg7/seg7_verilog/db/seg7.map_bb.hdb
ex2_seg7/seg7_verilog/db/seg7.map_bb.logdb
ex2_seg7/seg7_verilog/db/seg7.pre_map.cdb
ex2_seg7/seg7_verilog/db/seg7.pre_map.hdb
ex2_seg7/seg7_verilog/db/seg7.rtlv.hdb
ex2_seg7/seg7_verilog/db/seg7.rtlv_sg.cdb
ex2_seg7/seg7_verilog/db/seg7.rtlv_sg_swap.cdb
ex2_seg7/seg7_verilog/db/seg7.sgdiff.cdb
ex2_seg7/seg7_verilog/db/seg7.sgdiff.hdb
ex2_seg7/seg7_verilog/db/seg7.sld_design_entry.sci
ex2_seg7/seg7_verilog/db/seg7.sld_design_entry_dsc.sci
ex2_seg7/seg7_verilog/db/seg7.sta.qmsg
ex2_seg7/seg7_verilog/db/seg7.sta.rdb
ex2_seg7/seg7_verilog/db/seg7.sta_cmp.8_slow.tdb
ex2_seg7/seg7_verilog/db/seg7.syn_hier_info
ex2_seg7/seg7_verilog/db/seg7.tis_db_list.ddb
ex2_seg7/seg7_verilog/db/seg7.tmw_info
ex2_seg7/seg7_verilog/db/seg7_global_asgn_op.abo
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.cmp.atm
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.cmp.dfp
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.cmp.hdbx
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.cmp.kpt
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.cmp.logdb
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.cmp.rcf
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.map.atm
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.map.dpi
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.map.hdbx
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.map.kpt
ex2_seg7/seg7_verilog/incremental_db/README
ex2_seg7/seg7_verilog/seg7.asm.rpt
ex2_seg7/seg7_verilog/seg7.cdf
ex2_seg7/seg7_verilog/seg7.done
ex2_seg7/seg7_verilog/seg7.dpf
ex2_seg7/seg7_verilog/seg7.eda.rpt
ex2_seg7/seg7_verilog/seg7.fit.rpt
ex2_seg7/seg7_verilog/seg7.fit.smsg
ex2_seg7/seg7_verilog/seg7.fit.summary
ex2_seg7/seg7_verilog/seg7.flow.rpt
ex2_seg7/seg7_verilog/seg7.map.rpt
ex2_seg7/seg7_verilog/seg7.map.summary
ex2_seg7/seg7_verilog/seg7.pin
ex2_seg7/seg7_verilog/seg7.pof
ex2_seg7/seg7_verilog/seg7.qpf
ex2_seg7/seg7_verilog/seg7.qsf
ex2_seg7/seg7_verilog/seg7.qws
ex2_seg7/seg7_verilog/seg7.sdc
ex2_seg7/seg7_verilog/seg7.sof
ex2_seg7/seg7_verilog/seg7.sta.rpt
ex2_seg7/seg7_verilog/seg7.sta.summary
ex2_seg7/seg7_verilog/seg7.tan.rpt
ex2_seg7/seg7_verilog/seg7.tan.summary
ex2_seg7/seg7_verilog/seg7.v
ex2_seg7/seg7_verilog/seg7_assignment_defaults.qdf
ex2_seg7/seg7_verilog/simulation/modelsim/altera_mf.v
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/verilog.asm
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/_primary.dat
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/_primary.vhd
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@m@f_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/verilog.asm
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@m@f_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/_primary.dat
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@m@f_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/_primary.vhd
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@m@f_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/verilog.asm
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@m@f_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/_primary.dat
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@m@f_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/_primary.vhd
ex2_seg7/seg7_verilog/simulation/
ex2_seg7/seg7_verilog/db/prev_cmp_seg7.eda.qmsg
ex2_seg7/seg7_verilog/db/prev_cmp_seg7.fit.qmsg
ex2_seg7/seg7_verilog/db/prev_cmp_seg7.map.qmsg
ex2_seg7/seg7_verilog/db/prev_cmp_seg7.qmsg
ex2_seg7/seg7_verilog/db/prev_cmp_seg7.sta.qmsg
ex2_seg7/seg7_verilog/db/prev_cmp_seg7.tan.qmsg
ex2_seg7/seg7_verilog/db/seg7.(0).cnf.cdb
ex2_seg7/seg7_verilog/db/seg7.(0).cnf.hdb
ex2_seg7/seg7_verilog/db/seg7.asm.qmsg
ex2_seg7/seg7_verilog/db/seg7.cbx.xml
ex2_seg7/seg7_verilog/db/seg7.cmp.bpm
ex2_seg7/seg7_verilog/db/seg7.cmp.cdb
ex2_seg7/seg7_verilog/db/seg7.cmp.ecobp
ex2_seg7/seg7_verilog/db/seg7.cmp.hdb
ex2_seg7/seg7_verilog/db/seg7.cmp.kpt
ex2_seg7/seg7_verilog/db/seg7.cmp.logdb
ex2_seg7/seg7_verilog/db/seg7.cmp.rdb
ex2_seg7/seg7_verilog/db/seg7.cmp0.ddb
ex2_seg7/seg7_verilog/db/seg7.cmp_merge.kpt
ex2_seg7/seg7_verilog/db/seg7.db_info
ex2_seg7/seg7_verilog/db/seg7.eco.cdb
ex2_seg7/seg7_verilog/db/seg7.eda.qmsg
ex2_seg7/seg7_verilog/db/seg7.fit.qmsg
ex2_seg7/seg7_verilog/db/seg7.hier_info
ex2_seg7/seg7_verilog/db/seg7.hif
ex2_seg7/seg7_verilog/db/seg7.lpc.html
ex2_seg7/seg7_verilog/db/seg7.lpc.rdb
ex2_seg7/seg7_verilog/db/seg7.lpc.txt
ex2_seg7/seg7_verilog/db/seg7.map.bpm
ex2_seg7/seg7_verilog/db/seg7.map.cdb
ex2_seg7/seg7_verilog/db/seg7.map.ecobp
ex2_seg7/seg7_verilog/db/seg7.map.hdb
ex2_seg7/seg7_verilog/db/seg7.map.kpt
ex2_seg7/seg7_verilog/db/seg7.map.logdb
ex2_seg7/seg7_verilog/db/seg7.map.qmsg
ex2_seg7/seg7_verilog/db/seg7.map_bb.cdb
ex2_seg7/seg7_verilog/db/seg7.map_bb.hdb
ex2_seg7/seg7_verilog/db/seg7.map_bb.logdb
ex2_seg7/seg7_verilog/db/seg7.pre_map.cdb
ex2_seg7/seg7_verilog/db/seg7.pre_map.hdb
ex2_seg7/seg7_verilog/db/seg7.rtlv.hdb
ex2_seg7/seg7_verilog/db/seg7.rtlv_sg.cdb
ex2_seg7/seg7_verilog/db/seg7.rtlv_sg_swap.cdb
ex2_seg7/seg7_verilog/db/seg7.sgdiff.cdb
ex2_seg7/seg7_verilog/db/seg7.sgdiff.hdb
ex2_seg7/seg7_verilog/db/seg7.sld_design_entry.sci
ex2_seg7/seg7_verilog/db/seg7.sld_design_entry_dsc.sci
ex2_seg7/seg7_verilog/db/seg7.sta.qmsg
ex2_seg7/seg7_verilog/db/seg7.sta.rdb
ex2_seg7/seg7_verilog/db/seg7.sta_cmp.8_slow.tdb
ex2_seg7/seg7_verilog/db/seg7.syn_hier_info
ex2_seg7/seg7_verilog/db/seg7.tis_db_list.ddb
ex2_seg7/seg7_verilog/db/seg7.tmw_info
ex2_seg7/seg7_verilog/db/seg7_global_asgn_op.abo
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.cmp.atm
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.cmp.dfp
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.cmp.hdbx
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.cmp.kpt
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.cmp.logdb
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.cmp.rcf
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.map.atm
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.map.dpi
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.map.hdbx
ex2_seg7/seg7_verilog/incremental_db/compiled_partitions/seg7.root_partition.map.kpt
ex2_seg7/seg7_verilog/incremental_db/README
ex2_seg7/seg7_verilog/seg7.asm.rpt
ex2_seg7/seg7_verilog/seg7.cdf
ex2_seg7/seg7_verilog/seg7.done
ex2_seg7/seg7_verilog/seg7.dpf
ex2_seg7/seg7_verilog/seg7.eda.rpt
ex2_seg7/seg7_verilog/seg7.fit.rpt
ex2_seg7/seg7_verilog/seg7.fit.smsg
ex2_seg7/seg7_verilog/seg7.fit.summary
ex2_seg7/seg7_verilog/seg7.flow.rpt
ex2_seg7/seg7_verilog/seg7.map.rpt
ex2_seg7/seg7_verilog/seg7.map.summary
ex2_seg7/seg7_verilog/seg7.pin
ex2_seg7/seg7_verilog/seg7.pof
ex2_seg7/seg7_verilog/seg7.qpf
ex2_seg7/seg7_verilog/seg7.qsf
ex2_seg7/seg7_verilog/seg7.qws
ex2_seg7/seg7_verilog/seg7.sdc
ex2_seg7/seg7_verilog/seg7.sof
ex2_seg7/seg7_verilog/seg7.sta.rpt
ex2_seg7/seg7_verilog/seg7.sta.summary
ex2_seg7/seg7_verilog/seg7.tan.rpt
ex2_seg7/seg7_verilog/seg7.tan.summary
ex2_seg7/seg7_verilog/seg7.v
ex2_seg7/seg7_verilog/seg7_assignment_defaults.qdf
ex2_seg7/seg7_verilog/simulation/modelsim/altera_mf.v
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/verilog.asm
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/_primary.dat
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/_primary.vhd
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@m@f_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/verilog.asm
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@m@f_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/_primary.dat
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@m@f_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/_primary.vhd
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@m@f_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/verilog.asm
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@m@f_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/_primary.dat
ex2_seg7/seg7_verilog/simulation/modelsim/cyclone/@a@l@t@e@r@a_@m@f_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/_primary.vhd
ex2_seg7/seg7_verilog/simulation/
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.