文件名称:ADDER
介绍说明--下载内容来自于网络,使用问题请自行百度
.采用原理图输入法和文本输入法实现全减器,分层设计,底层由半加器(也用原理图输入法)和逻辑门组成;
2.给出此项设计的仿真波形;
3.选择实验电路进行验证, 由发光管指示显示结果。
-. The use of schematic and text input method input method to achieve full subtracter, hierarchical design, the bottom of the half adder (also used schematic entry method), and logic gates 2 shows the design of the simulation waveform 3. Select the experimental circuit to verify the result by the LED indicator is displayed.
2.给出此项设计的仿真波形;
3.选择实验电路进行验证, 由发光管指示显示结果。
-. The use of schematic and text input method input method to achieve full subtracter, hierarchical design, the bottom of the half adder (also used schematic entry method), and logic gates 2 shows the design of the simulation waveform 3. Select the experimental circuit to verify the result by the LED indicator is displayed.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
一位二进制全减器.doc
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
