文件名称:half_clk
介绍说明--下载内容来自于网络,使用问题请自行百度
用verilog编写适中分频器
并且还有测试程序-verilog prepared with moderate frequency divider and another test procedures
并且还有测试程序-verilog prepared with moderate frequency divider and another test procedures
(系统自动生成,下载前可以参看下载内容)
下载文件列表
half_clk/half_clk.cr.mti
half_clk/half_clk.mpf
half_clk/half_clk.v
half_clk/half_clkt.v
half_clk/transcript
half_clk/vish_stacktrace.vstf
half_clk/vsim.wlf
half_clk/work/_info
half_clk/work/half_clkt/verilog.asm
half_clk/work/half_clkt/_primary.dat
half_clk/work/half_clkt/_primary.vhd
half_clk/work/half_clkt/_desktop.ini
half_clk/work/half_clkt
half_clk/work/half_clk/verilog.asm
half_clk/work/half_clk/_primary.dat
half_clk/work/half_clk/_primary.vhd
half_clk/work/half_clk/_desktop.ini
half_clk/work/half_clk
half_clk/work/_desktop.ini
half_clk/work
half_clk/_desktop.ini
half_clk
www.dssz.com.txt
half_clk/half_clk.mpf
half_clk/half_clk.v
half_clk/half_clkt.v
half_clk/transcript
half_clk/vish_stacktrace.vstf
half_clk/vsim.wlf
half_clk/work/_info
half_clk/work/half_clkt/verilog.asm
half_clk/work/half_clkt/_primary.dat
half_clk/work/half_clkt/_primary.vhd
half_clk/work/half_clkt/_desktop.ini
half_clk/work/half_clkt
half_clk/work/half_clk/verilog.asm
half_clk/work/half_clk/_primary.dat
half_clk/work/half_clk/_primary.vhd
half_clk/work/half_clk/_desktop.ini
half_clk/work/half_clk
half_clk/work/_desktop.ini
half_clk/work
half_clk/_desktop.ini
half_clk
www.dssz.com.txt
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
