- ISD4002 语音芯片的中文资料
- Dvr-linear-harmonics This paper describes the problem of voltage sags and swells and its severe impact on non linear loads or sensitive loads. The dynamic voltage restorer (DVR) has become popular as a cost effective solution for the protection of sensitive loads voltage sags and swells. The control of the compensation voltages in DVR based on dqo algorithm is discussed. It first analyzes the power circuit of a DVR system in order to come up with appropriate control limitations and control targets for the compensation voltage control. The proposed control scheme is simple to design. Simulation results carried out by Matlab/Simulink verify the performance of the proposed method.
- JFnewshtml 1
- DX10.1fenxiang delphi 10.1下 分享方法 两种功能 一分享文字
- 大白html 简单的展示大白图样
- matlab stress constrained topology optimization
文件名称:uart-VHDL
-
所属分类：
- 标签属性：
- 上传时间：2012-11-16
-
文件大小：4.62kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
uart-VHDL 带奇偶校验位 比特率为1152-uart-VHDL add parity check bit rate is 115200
(系统自动生成,下载前可以参看下载内容)
下载文件列表
uart-VHDL.doc
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者，仅为网络服务对象提供信息存储空间，仅对用户上载内容的表现方式做保护处理，对上载内容本身不做任何修改或编辑。