CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程

文件名称:verilog_lab_solution

  • 所属分类:
  • 标签属性:
  • 上传时间:
    2012-11-16
  • 文件大小:
    6.95mb
  • 已下载:
    0次
  • 提 供 者:
  • 相关连接:
  • 下载说明:
    别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容来自于网络,使用问题请自行百度

Verilog 实验代码。。。经典的,里面都是完整的项目文件。 ISE环境。-Verilog test code. . . Classic, which is a complete project file. ISE environment.
(系统自动生成,下载前可以参看下载内容)

下载文件列表

lab4/bbfifo_16x8.v
lab4/kcpsm3.v
lab4/kcuart_rx.v
lab4/kcuart_tx.v
lab4/loopback.ucf
lab4/loopback.ut
lab4/loopback.v
lab4/loopback_guide.ncd
lab4/loopback_map.map
lab4/loopback_prev_built.ngd
lab4/loopback_summary.html
lab4/loopback_summary.xml
lab4/my_dcm.xaw
lab4/my_dcm_arwz.ucf
lab4/Project.dhp
lab4/synth_lab.dhp
lab4/synth_lab.ise
lab4/synth_lab.ise_8.1i_backup
lab4/synth_lab.ise_ISE_Backup
lab4/synth_lab.ntrc_log
lab4/synth_lab_ise9migration.zip
lab4/terminal.ht
lab4/uart_rx.v
lab4/uart_tx.v
lab4/_impact.cmd
lab4/Assembler/CONSTANT.TXT
lab4/Assembler/KCPSM3.EXE
lab4/Assembler/LABELS.TXT
lab4/Assembler/PASS1.DAT
lab4/Assembler/PASS2.DAT
lab4/Assembler/PASS3.DAT
lab4/Assembler/PASS4.DAT
lab4/Assembler/PASS5.DAT
lab4/Assembler/PROGRAM.COE
lab4/Assembler/PROGRAM.DEC
lab4/Assembler/PROGRAM.FMT
lab4/Assembler/PROGRAM.HEX
lab4/Assembler/PROGRAM.M
lab4/Assembler/program.psm
lab4/Assembler/PROGRAM.V
lab4/Assembler/PROGRAM.VHD
lab4/Assembler/ROM_form.coe
lab4/Assembler/ROM_form.v
lab4/Assembler/ROM_form.vhd
lab5/bbfifo_16x8.v
lab5/blk_mem_gen_ds512.pdf
lab5/blk_mem_gen_release_notes.txt
lab5/coregen_lab.dhp
lab5/coregen_lab.ise
lab5/coregen_lab.ise_8.1i_backup
lab5/coregen_lab.ise_ISE_Backup
lab5/coregen_lab.ntrc_log
lab5/coregen_lab_ise9migration.zip
lab5/kcpsm3.v
lab5/kcuart_rx.v
lab5/kcuart_tx.v
lab5/loopback.ucf
lab5/loopback.ut
lab5/loopback.v
lab5/loopback_guide.ncd
lab5/loopback_map.map
lab5/loopback_prev_built.ngd
lab5/loopback_summary.html
lab5/loopback_summary.xml
lab5/my_dcm.xaw
lab5/my_dcm_arwz.ucf
lab5/program.asy
lab5/program.mif
lab5/program.ngc
lab5/program.sym
lab5/program.v
lab5/program.veo
lab5/program.vhd
lab5/program.vho
lab5/program.xco
lab5/program_flist.txt
lab5/program_xmdf.tcl
lab5/Project.dhp
lab5/terminal.ht
lab5/testbench.v
lab5/uart_rx.v
lab5/uart_tx.v
lab5/_impact.cmd
lab5/templates/coregen.xml
lab5/Assembler/CONSTANT.TXT
lab5/Assembler/KCPSM3.EXE
lab5/Assembler/LABELS.TXT
lab5/Assembler/PASS1.DAT
lab5/Assembler/PASS2.DAT
lab5/Assembler/PASS3.DAT
lab5/Assembler/PASS4.DAT
lab5/Assembler/PASS5.DAT
lab5/Assembler/PROGRAM.COE
lab5/Assembler/PROGRAM.DEC
lab5/Assembler/PROGRAM.FMT
lab5/Assembler/PROGRAM.HEX
lab5/Assembler/PROGRAM.M
lab5/Assembler/program.psm
lab5/Assembler/PROGRAM.V
lab5/Assembler/PROGRAM.VHD
lab5/Assembler/ROM_form.coe
lab5/Assembler/ROM_form.v
lab5/Assembler/ROM_form.vhd
lab6/bbfifo_16x8.v
lab6/blk_mem_gen_ds512.pdf
lab6/blk_mem_gen_release_notes.txt
lab6/chipscope.dhp
lab6/chipscope.ise
lab6/chipscope.ise_8.1i_backup
lab6/chipscope.ise_ISE_Backup
lab6/chipscope.ntrc_log
lab6/chipscope_ise9migration.zip
lab6/coregen_lock
lab6/kcpsm3.v
lab6/kcuart_rx.v
lab6/kcuart_tx.v
lab6/lab3.cfi
lab6/lab3.prm
lab6/lab3.sig
lab6/loopback.ucf
lab6/loopback.ut
lab6/loopback.v
lab6/loopback_cs.cdc
lab6/loopback_guide.ncd
lab6/loopback_map.map
lab6/loopback_prev_built.ngd
lab6/loopback_summary.html
lab6/loopback_summary.xml
lab6/my_dcm.xaw
lab6/my_dcm_arwz.ucf
lab6/param.opt
lab6/program.asy
lab6/program.mif
lab6/program.ngc
lab6/program.sym
lab6/program.v
lab6/program.veo
lab6/program.vhd
lab6/program.vho
lab6/program.xco
lab6/program_flist.txt
lab6/program_xmdf.tcl
lab6/Project.dhp
lab6/STD_OUTPUT
lab6/terminal.ht
lab6/uart_rx.v
lab6/uart_tx.v
lab6/_impact.cmd
lab6/templates/coregen.xml
lab6/Assembler/CONSTANT.TXT
lab6/Assembler/KCPSM3.EXE
lab6/Assembler/LABELS.TXT
lab6/Assembler/PASS1.DAT
lab6/Assembler/PASS2.DAT
lab6/Assembler/PASS3.DAT
lab6/Assembler/PASS4.DAT
lab6/Assembler/PASS5.DAT
lab6/Assembler/PROGRAM.COE
lab6/Assembler/PROGRAM.DEC
lab6/Assembler/PROGRAM.FMT
lab6/Assembler/PROGRAM.HEX
lab6/Assembler/PROGRAM.M
lab6/Assembler/program.psm
lab6/Assembler/PROGRAM.V
lab6/Assembler/PROGRAM.VHD
lab6/Assembler/ROM_form.coe
lab6/Assembler/ROM_form.v
lab6/Assembler/ROM_form.vhd
lab1/Flow_Lab/Flow_Lab.ise_ISE_Backup
lab1/Flow_Lab/Flow_Lab.ntrc_log
lab1/Flow_Lab/INT_TEST.V
lab1/Flow_Lab/isim.hdlsourcefiles
lab1/Flow_Lab/isimwavedata.xwv
lab1/Flow_Lab/kcpsm3.v
lab1/Flow_Lab/kcpsm3_int_test.v
lab1/Flow_Lab/kcpsm3_int_test_guide.ncd
lab1/Flow_Lab/kcpsm3_int_test_map.map
lab1/Flow_Lab/kcpsm3_int_test_prev_built.ngd
lab1/Flow_Lab/kcpsm3_int_test_summary.html
lab1/Flow_Lab/kcpsm3_int_test_summary.xml
lab1/Flow_Lab/testbench.v
lab1/Flow_Lab/__ISE_repository_Flow_Lab.ise_.lock
lab1/Flow_Lab/_xmsgs/fuse.xmsgs
lab1/Flow_Lab/isim.tmp_save/_1
lab1/Flow_Lab/Flow_Lab.ise
lab2/arwz_pace.dhp
lab2/arwz_pace.ise
lab2/arwz_pace.ise_ISE_Backup
lab2/arwz_pace.ntrc_log
lab2/bbfifo_16x8.v
lab2/kcpsm3.v
lab2/kcuart_rx.v
lab2/kcuart_tx.v
lab2/my_dcm.xaw
lab2/my_dcm_arwz.ucf
lab2/Project.dhp
lab2/uart_clock.ucf
lab2/uart_clock.ut
lab2/uart_clock.v
lab2/uart_clock_guide.ncd
lab2/uart_clock_map.map
lab2/uart_clock_prev_built.ngd
lab2/uart_clock_summary.html
lab2/uart_clock_summary.xml
lab2/uart_rx.v
lab2/uart_rx_summary.html
lab2/uart_tx.v
lab2/UCLOCK.V
lab2/_impact.cmd
lab2/__ISE_repository_arwz_pace.ise_.lock
lab3/pinouts.txt
lab3/testbench.v
lab3/time_const/bbfifo_16x8.v
lab3/time_const/fpga_lab3.mcs
lab3/time_const/fpga_lab3.prm
lab3/time_const/fpga_lab3.sig
lab3/time_const/kcpsm3.v
lab3/time_const/kcuart_rx.v
lab3/time_const/kcu

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台,只提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度。更多...
  • 本站已设置防盗链,请勿用迅雷、QQ旋风等下载软件下载资源,下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或换浏览器;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*快速评论: 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内  容:
*验 证 码:
搜珍网 www.dssz.com