文件名称:DDC_VHDL
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:429.99kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
DDS信号发生器,可以生成方波,三角波以及正正弦波等,只要稍微修改下输入数据即可生成任意的波形。-DDS signal generator can generate a square wave, and some small modifications to the next input data to generate arbitrary waveforms.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
DDC_VHDL/adder10b.vhd
DDC_VHDL/adder10b.vhd.bak
DDC_VHDL/adder32b.vhd
DDC_VHDL/db/add_sub_1ph.tdf
DDC_VHDL/db/add_sub_4rh.tdf
DDC_VHDL/db/add_sub_5rh.tdf
DDC_VHDL/db/add_sub_8rh.tdf
DDC_VHDL/db/add_sub_knh.tdf
DDC_VHDL/db/add_sub_toh.tdf
DDC_VHDL/db/altsyncram_2to3.tdf
DDC_VHDL/db/altsyncram_6to3.tdf
DDC_VHDL/db/altsyncram_io51.tdf
DDC_VHDL/db/altsyncram_v672.tdf
DDC_VHDL/db/cntr_cmi.tdf
DDC_VHDL/db/cntr_o3i.tdf
DDC_VHDL/db/cntr_p3i.tdf
DDC_VHDL/db/cntr_rpi.tdf
DDC_VHDL/db/cntr_spi.tdf
DDC_VHDL/db/cntr_t3i.tdf
DDC_VHDL/db/DDC_VHDL.db_info
DDC_VHDL/db/DDC_VHDL.eco.cdb
DDC_VHDL/db/DDC_VHDL.sim_ori.vwf
DDC_VHDL/db/DDC_VHDL.sld_design_entry.sci
DDC_VHDL/db/decode_9jf.tdf
DDC_VHDL/db/decode_ogi.tdf
DDC_VHDL/db/mux_cfc.tdf
DDC_VHDL/db/mux_ogc.tdf
DDC_VHDL/db/mux_oic.tdf
DDC_VHDL/db/mux_sgc.tdf
DDC_VHDL/db/prev_cmp_DDC_VHDL.asm.qmsg
DDC_VHDL/db/prev_cmp_DDC_VHDL.fit.qmsg
DDC_VHDL/db/prev_cmp_DDC_VHDL.map.qmsg
DDC_VHDL/db/prev_cmp_DDC_VHDL.qmsg
DDC_VHDL/db/prev_cmp_DDC_VHDL.sim.qmsg
DDC_VHDL/db/prev_cmp_DDC_VHDL.tan.qmsg
DDC_VHDL/db/wed.wsf
DDC_VHDL/DDC_VHDL.asm.rpt
DDC_VHDL/DDC_VHDL.cdf
DDC_VHDL/DDC_VHDL.done
DDC_VHDL/DDC_VHDL.dpf
DDC_VHDL/DDC_VHDL.fit.rpt
DDC_VHDL/DDC_VHDL.fit.smsg
DDC_VHDL/DDC_VHDL.fit.summary
DDC_VHDL/DDC_VHDL.flow.rpt
DDC_VHDL/DDC_VHDL.jdi
DDC_VHDL/DDC_VHDL.map.rpt
DDC_VHDL/DDC_VHDL.map.summary
DDC_VHDL/DDC_VHDL.MOD
DDC_VHDL/DDC_VHDL.pin
DDC_VHDL/DDC_VHDL.pof
DDC_VHDL/DDC_VHDL.qpf
DDC_VHDL/DDC_VHDL.qsf
DDC_VHDL/DDC_VHDL.qws
DDC_VHDL/DDC_VHDL.sim.rpt
DDC_VHDL/DDC_VHDL.sof
DDC_VHDL/DDC_VHDL.tan.rpt
DDC_VHDL/DDC_VHDL.tan.summary
DDC_VHDL/DDC_VHDL.vhd
DDC_VHDL/DDC_VHDL.vhd.bak
DDC_VHDL/DDC_VHDL.vwf
DDC_VHDL/DDC_VHDL1.MOD
DDC_VHDL/DDC_VHDL_assignment_defaults.qdf
DDC_VHDL/reg10b.vhd
DDC_VHDL/reg10b.vhd.bak
DDC_VHDL/reg32b.vhd
DDC_VHDL/sin/Debug/sin.exe
DDC_VHDL/sin/Debug/sin.ilk
DDC_VHDL/sin/Debug/sin.mif
DDC_VHDL/sin/Debug/sin.mif.bak
DDC_VHDL/sin/Debug/sin.obj
DDC_VHDL/sin/Debug/sin.pch
DDC_VHDL/sin/Debug/sin.pdb
DDC_VHDL/sin/Debug/vc60.idb
DDC_VHDL/sin/Debug/vc60.pdb
DDC_VHDL/sin/sin.c
DDC_VHDL/sin/sin.dsp
DDC_VHDL/sin/sin.dsw
DDC_VHDL/sin/sin.ncb
DDC_VHDL/sin/sin.opt
DDC_VHDL/sin/sin.plg
DDC_VHDL/sin.vhd
DDC_VHDL/sin.vhd.bak
DDC_VHDL/stp1.stp
DDC_VHDL/sin/Debug
DDC_VHDL/db
DDC_VHDL/sin
DDC_VHDL
DDC_VHDL/adder10b.vhd.bak
DDC_VHDL/adder32b.vhd
DDC_VHDL/db/add_sub_1ph.tdf
DDC_VHDL/db/add_sub_4rh.tdf
DDC_VHDL/db/add_sub_5rh.tdf
DDC_VHDL/db/add_sub_8rh.tdf
DDC_VHDL/db/add_sub_knh.tdf
DDC_VHDL/db/add_sub_toh.tdf
DDC_VHDL/db/altsyncram_2to3.tdf
DDC_VHDL/db/altsyncram_6to3.tdf
DDC_VHDL/db/altsyncram_io51.tdf
DDC_VHDL/db/altsyncram_v672.tdf
DDC_VHDL/db/cntr_cmi.tdf
DDC_VHDL/db/cntr_o3i.tdf
DDC_VHDL/db/cntr_p3i.tdf
DDC_VHDL/db/cntr_rpi.tdf
DDC_VHDL/db/cntr_spi.tdf
DDC_VHDL/db/cntr_t3i.tdf
DDC_VHDL/db/DDC_VHDL.db_info
DDC_VHDL/db/DDC_VHDL.eco.cdb
DDC_VHDL/db/DDC_VHDL.sim_ori.vwf
DDC_VHDL/db/DDC_VHDL.sld_design_entry.sci
DDC_VHDL/db/decode_9jf.tdf
DDC_VHDL/db/decode_ogi.tdf
DDC_VHDL/db/mux_cfc.tdf
DDC_VHDL/db/mux_ogc.tdf
DDC_VHDL/db/mux_oic.tdf
DDC_VHDL/db/mux_sgc.tdf
DDC_VHDL/db/prev_cmp_DDC_VHDL.asm.qmsg
DDC_VHDL/db/prev_cmp_DDC_VHDL.fit.qmsg
DDC_VHDL/db/prev_cmp_DDC_VHDL.map.qmsg
DDC_VHDL/db/prev_cmp_DDC_VHDL.qmsg
DDC_VHDL/db/prev_cmp_DDC_VHDL.sim.qmsg
DDC_VHDL/db/prev_cmp_DDC_VHDL.tan.qmsg
DDC_VHDL/db/wed.wsf
DDC_VHDL/DDC_VHDL.asm.rpt
DDC_VHDL/DDC_VHDL.cdf
DDC_VHDL/DDC_VHDL.done
DDC_VHDL/DDC_VHDL.dpf
DDC_VHDL/DDC_VHDL.fit.rpt
DDC_VHDL/DDC_VHDL.fit.smsg
DDC_VHDL/DDC_VHDL.fit.summary
DDC_VHDL/DDC_VHDL.flow.rpt
DDC_VHDL/DDC_VHDL.jdi
DDC_VHDL/DDC_VHDL.map.rpt
DDC_VHDL/DDC_VHDL.map.summary
DDC_VHDL/DDC_VHDL.MOD
DDC_VHDL/DDC_VHDL.pin
DDC_VHDL/DDC_VHDL.pof
DDC_VHDL/DDC_VHDL.qpf
DDC_VHDL/DDC_VHDL.qsf
DDC_VHDL/DDC_VHDL.qws
DDC_VHDL/DDC_VHDL.sim.rpt
DDC_VHDL/DDC_VHDL.sof
DDC_VHDL/DDC_VHDL.tan.rpt
DDC_VHDL/DDC_VHDL.tan.summary
DDC_VHDL/DDC_VHDL.vhd
DDC_VHDL/DDC_VHDL.vhd.bak
DDC_VHDL/DDC_VHDL.vwf
DDC_VHDL/DDC_VHDL1.MOD
DDC_VHDL/DDC_VHDL_assignment_defaults.qdf
DDC_VHDL/reg10b.vhd
DDC_VHDL/reg10b.vhd.bak
DDC_VHDL/reg32b.vhd
DDC_VHDL/sin/Debug/sin.exe
DDC_VHDL/sin/Debug/sin.ilk
DDC_VHDL/sin/Debug/sin.mif
DDC_VHDL/sin/Debug/sin.mif.bak
DDC_VHDL/sin/Debug/sin.obj
DDC_VHDL/sin/Debug/sin.pch
DDC_VHDL/sin/Debug/sin.pdb
DDC_VHDL/sin/Debug/vc60.idb
DDC_VHDL/sin/Debug/vc60.pdb
DDC_VHDL/sin/sin.c
DDC_VHDL/sin/sin.dsp
DDC_VHDL/sin/sin.dsw
DDC_VHDL/sin/sin.ncb
DDC_VHDL/sin/sin.opt
DDC_VHDL/sin/sin.plg
DDC_VHDL/sin.vhd
DDC_VHDL/sin.vhd.bak
DDC_VHDL/stp1.stp
DDC_VHDL/sin/Debug
DDC_VHDL/db
DDC_VHDL/sin
DDC_VHDL
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
