文件名称:2-to-4-Decoder-with--Configuration
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:1.19kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
2-to-4 Decoder with Testbench and Configuration
This set of design units illustrates several features of the VHDL language including:
Using generics to pass time delay values to design entities.
Design hierarchy using instantiated components.
Test benches for design verification.
Configuration declaration for binding components to design entities and setting delay values.-2-to-4 Decoder with Testbench and Configuration
This set of design units illustrates several features of the VHDL language including:
Using generics to pass time delay values to design entities.
Design hierarchy using instantiated components.
Test benches for design verification.
Configuration declaration for binding components to design entities and setting delay values.
This set of design units illustrates several features of the VHDL language including:
Using generics to pass time delay values to design entities.
Design hierarchy using instantiated components.
Test benches for design verification.
Configuration declaration for binding components to design entities and setting delay values.-2-to-4 Decoder with Testbench and Configuration
This set of design units illustrates several features of the VHDL language including:
Using generics to pass time delay values to design entities.
Design hierarchy using instantiated components.
Test benches for design verification.
Configuration declaration for binding components to design entities and setting delay values.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
2-to-4 Decoder with Testbench and Configuration.txt
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.