数字电路设计，基本单元逻辑综合库，Worsst case 室温典型速条件库，可用dc_shell 环境下调用进行RTL综合。-Digital circuit design, the basic unit logic synthesis libraries, Worsst case temperature conditions typical speed database available dc_shell environment called for RTL synthesis.