- ICETEK-LF2407-EDULab 利用变频软起动方式就可以解决电动机起动问题变频软起动控制系统在实时性允 许的前提下用软件资源代替硬件电路功能可以方便地修改控制策略修正控制参数 对于降低成本简化系统的硬件结构提高系统的性能价格比具有积极的意义
- lsi 实验
- CNN Nowadays
- OptDemo 用JAVAScript实现模仿斗地主的发牌程序
- fuipao 包括最小二乘法
- .net版本语音识别实例源码 可以对语音识别作为参考(. net version speech recognition instance source code Speech recognition can be used as a reference)
文件名称:divider_VERILOG
介绍说明--下载内容来自于网络,使用问题请自行百度
采用VERILOG实现硬件除法器。提供RTL代码和仿真文件。-Achieved using VERILOG hardware divider. Provide RTL code and simulation files.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
divider_VERILOG/bench/verilog/bench_div_top.v
divider_VERILOG/bench/verilog/timescale.v
divider_VERILOG/rtl/verilog/bench_div_top.v
divider_VERILOG/rtl/verilog/div.v
divider_VERILOG/rtl/verilog/div_su.v
divider_VERILOG/rtl/verilog/div_us.v
divider_VERILOG/rtl/verilog/div_uu.v
divider_VERILOG/rtl/verilog/mydiv/bench_div_top_summary.html
divider_VERILOG/rtl/verilog/mydiv/div_su.cmd_log
divider_VERILOG/rtl/verilog/mydiv/div_su.lso
divider_VERILOG/rtl/verilog/mydiv/div_su.prj
divider_VERILOG/rtl/verilog/mydiv/div_su.syr
divider_VERILOG/rtl/verilog/mydiv/div_su.xst
divider_VERILOG/rtl/verilog/mydiv/div_su_envsettings.html
divider_VERILOG/rtl/verilog/mydiv/div_su_summary.html
divider_VERILOG/rtl/verilog/mydiv/div_su_xst.xrpt
divider_VERILOG/rtl/verilog/mydiv/iseconfig/div_su.xreport
divider_VERILOG/rtl/verilog/mydiv/iseconfig/mydiv.projectmgr
divider_VERILOG/rtl/verilog/mydiv/mydiv.gise
divider_VERILOG/rtl/verilog/mydiv/mydiv.xise
divider_VERILOG/rtl/verilog/mydiv/webtalk_pn.xml
divider_VERILOG/rtl/verilog/mydiv/_xmsgs/pn_parser.xmsgs
divider_VERILOG/rtl/verilog/mydiv/_xmsgs/xst.xmsgs
divider_VERILOG/rtl/verilog/timescale.v
divider_VERILOG/rtl/verilog/work/bench_div_top/_primary.dat
divider_VERILOG/rtl/verilog/work/bench_div_top/_primary.dbs
divider_VERILOG/rtl/verilog/work/bench_div_top/_primary.vhd
divider_VERILOG/rtl/verilog/work/div/_primary.dat
divider_VERILOG/rtl/verilog/work/div/_primary.dbs
divider_VERILOG/rtl/verilog/work/div/_primary.vhd
divider_VERILOG/rtl/verilog/work/div_su/_primary.dat
divider_VERILOG/rtl/verilog/work/div_su/_primary.dbs
divider_VERILOG/rtl/verilog/work/div_su/_primary.vhd
divider_VERILOG/rtl/verilog/work/div_uu/_primary.dat
divider_VERILOG/rtl/verilog/work/div_uu/_primary.dbs
divider_VERILOG/rtl/verilog/work/div_uu/_primary.vhd
divider_VERILOG/rtl/verilog/work/_info
divider_VERILOG/rtl/verilog/work/_temp/vlog36q5ce
divider_VERILOG/rtl/verilog/work/_temp/vlog5cmmwx
divider_VERILOG/rtl/verilog/work/_temp/vlog5dndw5
divider_VERILOG/rtl/verilog/work/_temp/vlog9ir2xh
divider_VERILOG/rtl/verilog/work/_temp/vlogbx6c65
divider_VERILOG/rtl/verilog/work/_temp/vlogbxxc68
divider_VERILOG/rtl/verilog/work/_temp/vlogf3vc11
divider_VERILOG/rtl/verilog/work/_temp/vlogfeyhyj
divider_VERILOG/rtl/verilog/work/_temp/vloggx7si4
divider_VERILOG/rtl/verilog/work/_temp/vloggy32jb
divider_VERILOG/rtl/verilog/work/_temp/vlogjad66e
divider_VERILOG/rtl/verilog/work/_temp/vlogjqjnv3
divider_VERILOG/rtl/verilog/work/_temp/vlogmcb0ay
divider_VERILOG/rtl/verilog/work/_temp/vlogmsx0v2
divider_VERILOG/rtl/verilog/work/_temp/vlogmx4h21
divider_VERILOG/rtl/verilog/work/_temp/vlogqeq0ty
divider_VERILOG/rtl/verilog/work/_temp/vlogsaefkc
divider_VERILOG/rtl/verilog/work/_temp/vlogvy0f87
divider_VERILOG/rtl/verilog/work/_temp/vlogwggzw2
divider_VERILOG/rtl/verilog/work/_temp/vlogwx5nc8
divider_VERILOG/rtl/verilog/work/_temp/vlogy62410
divider_VERILOG/rtl/verilog/work/_temp/vlogy62ef2
divider_VERILOG/rtl/verilog/work/_vmake
divider_VERILOG/rtl/verilog/mydiv/xst/projnav.tmp
divider_VERILOG/rtl/verilog/mydiv/iseconfig
divider_VERILOG/rtl/verilog/mydiv/xst
divider_VERILOG/rtl/verilog/mydiv/_xmsgs
divider_VERILOG/rtl/verilog/work/bench_div_top
divider_VERILOG/rtl/verilog/work/div
divider_VERILOG/rtl/verilog/work/div_su
divider_VERILOG/rtl/verilog/work/div_uu
divider_VERILOG/rtl/verilog/work/_temp
divider_VERILOG/rtl/verilog/mydiv
divider_VERILOG/rtl/verilog/work
divider_VERILOG/bench/verilog
divider_VERILOG/rtl/verilog
divider_VERILOG/bench
divider_VERILOG/rtl
divider_VERILOG
divider_VERILOG/bench/verilog/timescale.v
divider_VERILOG/rtl/verilog/bench_div_top.v
divider_VERILOG/rtl/verilog/div.v
divider_VERILOG/rtl/verilog/div_su.v
divider_VERILOG/rtl/verilog/div_us.v
divider_VERILOG/rtl/verilog/div_uu.v
divider_VERILOG/rtl/verilog/mydiv/bench_div_top_summary.html
divider_VERILOG/rtl/verilog/mydiv/div_su.cmd_log
divider_VERILOG/rtl/verilog/mydiv/div_su.lso
divider_VERILOG/rtl/verilog/mydiv/div_su.prj
divider_VERILOG/rtl/verilog/mydiv/div_su.syr
divider_VERILOG/rtl/verilog/mydiv/div_su.xst
divider_VERILOG/rtl/verilog/mydiv/div_su_envsettings.html
divider_VERILOG/rtl/verilog/mydiv/div_su_summary.html
divider_VERILOG/rtl/verilog/mydiv/div_su_xst.xrpt
divider_VERILOG/rtl/verilog/mydiv/iseconfig/div_su.xreport
divider_VERILOG/rtl/verilog/mydiv/iseconfig/mydiv.projectmgr
divider_VERILOG/rtl/verilog/mydiv/mydiv.gise
divider_VERILOG/rtl/verilog/mydiv/mydiv.xise
divider_VERILOG/rtl/verilog/mydiv/webtalk_pn.xml
divider_VERILOG/rtl/verilog/mydiv/_xmsgs/pn_parser.xmsgs
divider_VERILOG/rtl/verilog/mydiv/_xmsgs/xst.xmsgs
divider_VERILOG/rtl/verilog/timescale.v
divider_VERILOG/rtl/verilog/work/bench_div_top/_primary.dat
divider_VERILOG/rtl/verilog/work/bench_div_top/_primary.dbs
divider_VERILOG/rtl/verilog/work/bench_div_top/_primary.vhd
divider_VERILOG/rtl/verilog/work/div/_primary.dat
divider_VERILOG/rtl/verilog/work/div/_primary.dbs
divider_VERILOG/rtl/verilog/work/div/_primary.vhd
divider_VERILOG/rtl/verilog/work/div_su/_primary.dat
divider_VERILOG/rtl/verilog/work/div_su/_primary.dbs
divider_VERILOG/rtl/verilog/work/div_su/_primary.vhd
divider_VERILOG/rtl/verilog/work/div_uu/_primary.dat
divider_VERILOG/rtl/verilog/work/div_uu/_primary.dbs
divider_VERILOG/rtl/verilog/work/div_uu/_primary.vhd
divider_VERILOG/rtl/verilog/work/_info
divider_VERILOG/rtl/verilog/work/_temp/vlog36q5ce
divider_VERILOG/rtl/verilog/work/_temp/vlog5cmmwx
divider_VERILOG/rtl/verilog/work/_temp/vlog5dndw5
divider_VERILOG/rtl/verilog/work/_temp/vlog9ir2xh
divider_VERILOG/rtl/verilog/work/_temp/vlogbx6c65
divider_VERILOG/rtl/verilog/work/_temp/vlogbxxc68
divider_VERILOG/rtl/verilog/work/_temp/vlogf3vc11
divider_VERILOG/rtl/verilog/work/_temp/vlogfeyhyj
divider_VERILOG/rtl/verilog/work/_temp/vloggx7si4
divider_VERILOG/rtl/verilog/work/_temp/vloggy32jb
divider_VERILOG/rtl/verilog/work/_temp/vlogjad66e
divider_VERILOG/rtl/verilog/work/_temp/vlogjqjnv3
divider_VERILOG/rtl/verilog/work/_temp/vlogmcb0ay
divider_VERILOG/rtl/verilog/work/_temp/vlogmsx0v2
divider_VERILOG/rtl/verilog/work/_temp/vlogmx4h21
divider_VERILOG/rtl/verilog/work/_temp/vlogqeq0ty
divider_VERILOG/rtl/verilog/work/_temp/vlogsaefkc
divider_VERILOG/rtl/verilog/work/_temp/vlogvy0f87
divider_VERILOG/rtl/verilog/work/_temp/vlogwggzw2
divider_VERILOG/rtl/verilog/work/_temp/vlogwx5nc8
divider_VERILOG/rtl/verilog/work/_temp/vlogy62410
divider_VERILOG/rtl/verilog/work/_temp/vlogy62ef2
divider_VERILOG/rtl/verilog/work/_vmake
divider_VERILOG/rtl/verilog/mydiv/xst/projnav.tmp
divider_VERILOG/rtl/verilog/mydiv/iseconfig
divider_VERILOG/rtl/verilog/mydiv/xst
divider_VERILOG/rtl/verilog/mydiv/_xmsgs
divider_VERILOG/rtl/verilog/work/bench_div_top
divider_VERILOG/rtl/verilog/work/div
divider_VERILOG/rtl/verilog/work/div_su
divider_VERILOG/rtl/verilog/work/div_uu
divider_VERILOG/rtl/verilog/work/_temp
divider_VERILOG/rtl/verilog/mydiv
divider_VERILOG/rtl/verilog/work
divider_VERILOG/bench/verilog
divider_VERILOG/rtl/verilog
divider_VERILOG/bench
divider_VERILOG/rtl
divider_VERILOG
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
