文件名称:PA3_StarterKit_FPGA_DF
介绍说明--下载内容来自于网络,使用问题请自行百度
ACTEL A3P StartKit FPGA开发全套文挡(含测试源码)
(系统自动生成,下载前可以参看下载内容)
下载文件列表
文件名 | 大小 | 更新时间 |
---|---|---|
PA3_StarterKit_FPGA_DF/FPGA_Design/ADB_Files/A3P250.adb | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/ADB_Files/A3PE600.adb | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/ADB_Files/Emailing_ADB_Files.txt | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/ADB_Files/README.txt | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/ADB_Files | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/constraint/TOP.pdc | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/constraint | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/README.txt | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/STAPL_Files/Emailing_STP_Files.txt | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/STAPL_Files/README.txt | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/STAPL_Files/TOP_A3P250.stp | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/STAPL_Files/TOP_A3PE600.stp | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/STAPL_Files | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/stimulus/BtimErrors.log | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/stimulus/test_tbench.bk | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/stimulus/test_tbench.btim | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/stimulus/test_tbench.vhd | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/stimulus/TOP.dsk | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/stimulus/TOP.hpj | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/stimulus/waveperl.log | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/stimulus | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/.recordref | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/stdout.log | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/syntmp/sap.log | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/syntmp/TOP.msg | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/syntmp/TOP.plg | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/syntmp/TOP_flink.htm | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/syntmp/TOP_srr.htm | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/syntmp/TOP_toc.htm | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/syntmp | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.areasrr | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.edn | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.fse | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.htm | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.map | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.sap | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.sdf | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.srd | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.srm | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.srr | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.srs | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.tap | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.tlg | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.vhd | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP_sdc.sdc | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP_syn.prj | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/traplog.tlg | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/binary_counter.vhd | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/clockdiv.vhd | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/count8.vhd | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/Data_block.vhd | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/Data_to_LCD.vhd | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/LED_Flashing.vhd | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/mux2.vhd | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/my_clk_divider.vhd | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/Top.vhd | ||
PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files | ||
PA3_StarterKit_FPGA_DF/FPGA_Design | ||
PA3_StarterKit_FPGA_DF/PA3_StarterKit_PCB_DF/a3p1000_demo_source_files.zip | ||
PA3_StarterKit_FPGA_DF/PA3_StarterKit_PCB_DF/PCB_Design/Board Layer PDF/bottom6mirror_pa3_rev3.pdf | ||
PA3_StarterKit_FPGA_DF/PA3_StarterKit_PCB_DF/PCB_Design/Board Layer PDF/bottom6_pa3_rev3.pdf | ||
PA3_StarterKit_FPGA_DF/PA3_StarterKit_PCB_DF/PCB_Design/Board Layer PDF/pa3e_brd_silk_bottom_mirror.pdf | ||
PA3_StarterKit_FPGA_DF/PA3_StarterKit_PCB_DF/PCB_Design/Board Layer PDF/pa3e_brd_silk_top.pdf | ||
PA3_StarterKit_FPGA_DF/PA3_StarterKit_PCB_DF/PCB_Design/Board Layer PDF/README.txt | ||
PA3_StarterKit_FPGA_DF/PA3_StarterKit_PCB_DF/PCB_Design/Board Layer PDF/sig3_pa3_rev3.pdf | ||
PA3_StarterKit_FPGA_DF/PA3_StarterKit_PCB_DF/PCB_Design/Board Layer PDF/sig4_pa3_rev3.pdf | ||
PA3_StarterKit_FPGA_DF/PA3_StarterKit_PCB_DF/PCB_Design/Board Layer PDF/top1_pa3_rev3.pdf | ||
PA3_StarterKit_FPGA_DF/PA3_StarterKit_PCB_DF/PCB_Design/Board Layer PDF | ||
PA3_StarterKit_FPGA_DF/PA3_StarterKit_PCB_DF/PCB_Design/Design Fab and Assembly Files/A3PE-A3P-EVAL-BRD1_design_files/07211421.did | ||
PA3_StarterKit_FPGA_DF/PA3_StarterKit_PCB_DF/PCB_Design/Design Fab and Assembly Files/A3PE-A3P-EVAL-BRD1_design_files/allegro.jrl | ||
PA3_StarterKit_FPGA_DF/PA3_StarterKit_PCB_DF/PCB_Design/Design Fab and Assembly Files/A3PE-A3P-EVAL-BRD1_design_files/allegro.jrl | 1 | |
PA3_StarterKit_FPGA_DF/PA3_StarterKit_PCB_DF/PCB_Design/Design Fab and Assembly Files/A3PE-A3P-EVAL-BRD1_design_files/Imported S1649A_schematic.PRJPCB/PAGE01.SchDoc | ||
PA3_StarterKit_FPGA_DF/PA3_StarterKit_PCB_DF/PCB_Design/Design Fab and Assembly Files/A3PE-A3P-EVAL-BRD1_design_files/Imported S1649A_schematic.PRJPCB/PAGE02.SchDoc | ||
PA3_StarterKit_FPGA_DF/PA3_StarterKit_PCB_DF/PCB_Design/Design Fab and Assembly Files/A3PE-A3P-EVAL-BRD1_design_files/Imported S1649A_schematic.PRJPCB/PAGE03.SchDoc | ||
PA3_StarterKit_FPGA_DF/PA3_StarterKit_PCB_DF/PCB |
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.