- C2000FlashPlugin1[1].13.0 CCS3.1
- FingerPrint_using_built_in_properties efficient way of clustering using k means matlab code
- The_Mythical_Man-month.pdf <人月神话>用小说的形式展示软件工程 其中包括许多软件项目控制思想
- serialport_demo Serial port code for serial port comunication for arduino
- WPF---Access C# 的wfp程序控制access数据库源码
- HT-WPS-Breaker-master ht breaker for wifislax the modified version of unix to hack and enjoy watching whatever holly shit it sucks(unix tool for hacking come on buddies one more to go let's just do it and leave this shithole for real)
文件名称:div_clk
-
所属分类:
- 标签属性:
- 上传时间:2013-08-20
-
文件大小:40.44kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
verilog实现任意时钟分频,简单明了,打开modelsim-change directroy-do sim .do 即可-Achieve any clock divider, simple, open modelsim-change directroy-do sim. Do to
(系统自动生成,下载前可以参看下载内容)
下载文件列表
work/sim/modelsim.ini
work/sim/sim.do
work/sim/sim.do.bak
work/sim/vsim.wlf
work/sim/wave.do
work/sim/wave.do.wlf
work/sim/work/div_clk/verilog.asm
work/sim/work/div_clk/verilog.rw
work/sim/work/div_clk/_primary.dat
work/sim/work/div_clk/_primary.dbs
work/sim/work/div_clk/_primary.vhd
work/sim/work/tb_div_clk/verilog.asm
work/sim/work/tb_div_clk/verilog.rw
work/sim/work/tb_div_clk/_primary.dat
work/sim/work/tb_div_clk/_primary.dbs
work/sim/work/tb_div_clk/_primary.vhd
work/sim/work/_info
work/sim/work/_temp/vlog01ywqq
work/sim/work/_temp/vlog02r1rb
work/sim/work/_temp/vlog1s1c8d
work/sim/work/_temp/vlog2q5gtd
work/sim/work/_temp/vlog2qf01e
work/sim/work/_temp/vlog34h7wx
work/sim/work/_temp/vlog5zna2g
work/sim/work/_temp/vlog7hzvm4
work/sim/work/_temp/vlogb16mmk
work/sim/work/_temp/vlogbajaxd
work/sim/work/_temp/vlogi1i97x
work/sim/work/_temp/vlogjic357
work/sim/work/_temp/vlogk8ydvd
work/sim/work/_temp/vlogkhxk6v
work/sim/work/_temp/vlogmvs3z7
work/sim/work/_temp/vlogr362xv
work/sim/work/_temp/vlogrzc3x9
work/sim/work/_temp/vlogsq4ez4
work/sim/work/_temp/vlogwwnhtg
work/sim/work/_temp/vlogyib26n
work/sim/work/_vmake
work/src/div.V.bak
work/src/div_clk.V
work/tb/tb_div.v.bak
work/tb/tb_div_clk.v
work/tb/tb_div_clk.v.bak
work/sim/work/div_clk
work/sim/work/tb_div_clk
work/sim/work/_temp
work/sim/work
work/sim
work/src
work/tb
work
work/sim/sim.do
work/sim/sim.do.bak
work/sim/vsim.wlf
work/sim/wave.do
work/sim/wave.do.wlf
work/sim/work/div_clk/verilog.asm
work/sim/work/div_clk/verilog.rw
work/sim/work/div_clk/_primary.dat
work/sim/work/div_clk/_primary.dbs
work/sim/work/div_clk/_primary.vhd
work/sim/work/tb_div_clk/verilog.asm
work/sim/work/tb_div_clk/verilog.rw
work/sim/work/tb_div_clk/_primary.dat
work/sim/work/tb_div_clk/_primary.dbs
work/sim/work/tb_div_clk/_primary.vhd
work/sim/work/_info
work/sim/work/_temp/vlog01ywqq
work/sim/work/_temp/vlog02r1rb
work/sim/work/_temp/vlog1s1c8d
work/sim/work/_temp/vlog2q5gtd
work/sim/work/_temp/vlog2qf01e
work/sim/work/_temp/vlog34h7wx
work/sim/work/_temp/vlog5zna2g
work/sim/work/_temp/vlog7hzvm4
work/sim/work/_temp/vlogb16mmk
work/sim/work/_temp/vlogbajaxd
work/sim/work/_temp/vlogi1i97x
work/sim/work/_temp/vlogjic357
work/sim/work/_temp/vlogk8ydvd
work/sim/work/_temp/vlogkhxk6v
work/sim/work/_temp/vlogmvs3z7
work/sim/work/_temp/vlogr362xv
work/sim/work/_temp/vlogrzc3x9
work/sim/work/_temp/vlogsq4ez4
work/sim/work/_temp/vlogwwnhtg
work/sim/work/_temp/vlogyib26n
work/sim/work/_vmake
work/src/div.V.bak
work/src/div_clk.V
work/tb/tb_div.v.bak
work/tb/tb_div_clk.v
work/tb/tb_div_clk.v.bak
work/sim/work/div_clk
work/sim/work/tb_div_clk
work/sim/work/_temp
work/sim/work
work/sim
work/src
work/tb
work
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
