文件名称:Altera Qsys Design Tutorial
下载1 (219.07kb)
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容来自于网络，使用问题请自行百度
The Qsys System Design Tutorial (PDF) provides step-by-step instructions to create and verify a design with the Qsys system integration tool in the Quartus® II software. This design example includes the system components to design a memory tester system by following the procedures in the tutorial.
In the tutorial, you perform the following steps:
Create a memory tester design using components in Qsys
Build the design with hierarchical levels of subsystems
Program the FPGA and calculate the memory efficiency reported by the tester
Use bus functional models (BFMs) to validate one of the design components in simulation
Use system console to control the system using a JTAG to Avalon® Memory-Mapped (Avalon-MM) bridge
The design is scalable to test any Avalon-MM slave interface capable of read and write accesses, so you can use this design example as a starting point to test many other memory types and interfaces.
In the tutorial, you perform the following steps:
Create a memory tester design using components in Qsys
Build the design with hierarchical levels of subsystems
Program the FPGA and calculate the memory efficiency reported by the tester
Use bus functional models (BFMs) to validate one of the design components in simulation
Use system console to control the system using a JTAG to Avalon® Memory-Mapped (Avalon-MM) bridge
The design is scalable to test any Avalon-MM slave interface capable of read and write accesses, so you can use this design example as a starting point to test many other memory types and interfaces.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
压缩包 : tt_qsys_design.zip 列表 tt_qsys_design/ tt_qsys_design/completed_subsystems/ tt_qsys_design/completed_subsystems/completed_memory_tester_system/ tt_qsys_design/completed_subsystems/completed_memory_tester_system/memory_tester_system.qsys tt_qsys_design/completed_subsystems/pattern_checker_system.qsys tt_qsys_design/completed_subsystems/pattern_generator_system.qsys tt_qsys_design/memory_tester_ip/ tt_qsys_design/memory_tester_ip/cpu_system/ tt_qsys_design/memory_tester_ip/cpu_system/cpu_system.qsys tt_qsys_design/memory_tester_ip/custom_pattern_checker/ tt_qsys_design/memory_tester_ip/custom_pattern_checker/custom_pattern_checker_hw.tcl tt_qsys_design/memory_tester_ip/custom_pattern_checker/custom_pattern_checker_sw.tcl tt_qsys_design/memory_tester_ip/custom_pattern_checker/HAL/ tt_qsys_design/memory_tester_ip/custom_pattern_checker/HAL/inc/ tt_qsys_design/memory_tester_ip/custom_pattern_checker/HAL/inc/custom_pattern_checker.h tt_qsys_design/memory_tester_ip/custom_pattern_checker/HAL/src/ tt_qsys_design/memory_tester_ip/custom_pattern_checker/HAL/src/custom_pattern_checker.c tt_qsys_design/memory_tester_ip/custom_pattern_checker/inc/ tt_qsys_design/memory_tester_ip/custom_pattern_checker/inc/custom_pattern_checker_regs.h tt_qsys_design/memory_tester_ip/custom_pattern_checker/mtm_custom_pattern_checker.v tt_qsys_design/memory_tester_ip/custom_pattern_generator/ tt_qsys_design/memory_tester_ip/custom_pattern_generator/custom_pattern_generator_hw.tcl tt_qsys_design/memory_tester_ip/custom_pattern_generator/custom_pattern_generator_sw.tcl tt_qsys_design/memory_tester_ip/custom_pattern_generator/HAL/ tt_qsys_design/memory_tester_ip/custom_pattern_generator/HAL/inc/ tt_qsys_design/memory_tester_ip/custom_pattern_generator/HAL/inc/custom_pattern_generator.h tt_qsys_design/memory_tester_ip/custom_pattern_generator/HAL/src/ tt_qsys_design/memory_tester_ip/custom_pattern_generator/HAL/src/custom_pattern_generator.c tt_qsys_design/memory_tester_ip/custom_pattern_generator/inc/ tt_qsys_design/memory_tester_ip/custom_pattern_generator/inc/custom_pattern_generator_regs.h tt_qsys_design/memory_tester_ip/custom_pattern_generator/mtm_custom_pattern_generator.v tt_qsys_design/memory_tester_ip/one_to_two_st_demux/ tt_qsys_design/memory_tester_ip/one_to_two_st_demux/HAL/ tt_qsys_design/memory_tester_ip/one_to_two_st_demux/HAL/inc/ tt_qsys_design/memory_tester_ip/one_to_two_st_demux/HAL/inc/one_to_two_st_demux.h tt_qsys_design/memory_tester_ip/one_to_two_st_demux/HAL/src/ tt_qsys_design/memory_tester_ip/one_to_two_st_demux/HAL/src/one_to_two_st_demux.c tt_qsys_design/memory_tester_ip/one_to_two_st_demux/inc/ tt_qsys_design/memory_tester_ip/one_to_two_st_demux/inc/one_to_two_st_demux_regs.h tt_qsys_design/memory_tester_ip/one_to_two_st_demux/mtm_one_to_two_st_demux.v tt_qsys_design/memory_tester_ip/one_to_two_st_demux/one_to_two_st_demux_hw.tcl tt_qsys_design/memory_tester_ip/one_to_two_st_demux/one_to_two_st_demux_sw.tcl tt_qsys_design/memory_tester_ip/pattern_reader/ tt_qsys_design/memory_tester_ip/pattern_reader/mtm_pattern_reader.v tt_qsys_design/memory_tester_ip/pattern_reader/pattern_reader_hw.tcl tt_qsys_design/memory_tester_ip/pattern_writer/ tt_qsys_design/memory_tester_ip/pattern_writer/mtm_pattern_writer.v tt_qsys_design/memory_tester_ip/pattern_writer/pattern_writer_hw.tcl tt_qsys_design/memory_tester_ip/prbs_pattern_checker/ tt_qsys_design/memory_tester_ip/prbs_pattern_checker/HAL/ tt_qsys_design/memory_tester_ip/prbs_pattern_checker/HAL/inc/ tt_qsys_design/memory_tester_ip/prbs_pattern_checker/HAL/inc/prbs_pattern_checker.h tt_qsys_design/memory_tester_ip/prbs_pattern_checker/HAL/src/ tt_qsys_design/memory_tester_ip/prbs_pattern_checker/HAL/src/prbs_pattern_checker.c tt_qsys_design/memory_tester_ip/prbs_pattern_checker/inc/ tt_qsys_design/memory_tester_ip/prbs_pattern_checker/inc/prbs_pattern_checker_regs.h tt_qsys_design/memory_tester_ip/prbs_pattern_checker/mtm_prbs_pattern_checker.v tt_qsys_design/memory_tester_ip/prbs_pattern_checker/prbs_pattern_checker_hw.tcl tt_qsys_design/memory_tester_ip/prbs_pattern_checker/prbs_pattern_checker_sw.tcl tt_qsys_design/memory_tester_ip/prbs_pattern_generator/ tt_qsys_design/memory_tester_ip/prbs_pattern_generator/HAL/ tt_qsys_design/memory_tester_ip/prbs_pattern_generator/HAL/inc/ tt_qsys_design/memory_tester_ip/prbs_pattern_generator/HAL/inc/prbs_pattern_generator.h tt_qsys_design/memory_tester_ip/prbs_pattern_generator/HAL/src/ tt_qsys_design/memory_tester_ip/prbs_pattern_generator/HAL/src/prbs_pattern_generator.c tt_qsys_design/memory_tester_ip/prbs_pattern_generator/inc/ tt_qsys_design/memory_tester_ip/prbs_pattern_generator/inc/prbs_pattern_generator_regs.h tt_qsys_design/memory_tester_ip/prbs_pattern_generator/mtm_prbs_pattern_generator.v tt_qsys_design/memory_tester_ip/prbs_pattern_generator/prbs_pattern_generator_hw.tcl tt_qsys_design/memory_tester_ip/prbs_pattern_generator/prbs_pattern_generator_sw.tcl tt_qsys_design/memory_tester_ip/ram_test_controller/ tt_qsys_design/memory_tester_ip/ram_test_controller/HAL/ tt_qsys_design/memory_tester_ip/ram_test_controller/HAL/inc/ tt_qsys_design/memory_tester_ip/ram
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者，仅为网络服务对象提供信息存储空间，仅对用户上载内容的表现方式做保护处理，对上载内容本身不做任何修改或编辑。