- DevComponents.DotNetBar2 dotnetbar组件
- errortestfindtsai22 Tsai标定算法的精度验证程序
- two_pole_PWM two pole voltage switched PWM voltage control circuit in matlab&simulink
- zigbee_PCB 基于无线网络ZIGBEE的PCB图纸
- first-and-second-order-sliding-mode-controller.ra This file discribes a structure for stabilization and tracking between two identical hyperchaotic lu systems with different initial conditions and nonlinear control input. On the basis of Lyapounov theory
- GA-SVM-FS Genetic algorithm feature selection by using SVM
文件名称:vhdl--timer
介绍说明－－下载内容来自于网络，使用问题请自行百度
关于基于fpga的，数字化时钟vhdl实现源程序，推荐大家下载仿真实现。
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Timer/CNT10BCD.VHD
Timer/CLOCK.VHD
Timer/BCD2SEG.VHD
Timer/MAIN.UCF
Timer/MAIN.VHD
Timer/CNT6BCD.VHD
Timer/CNT24BCD.VHD
Timer/KEYDETC.VHD
Timer/KEYDETC_TB.VHD
Timer/资源说明.txt
Timer
Timer/CLOCK.VHD
Timer/BCD2SEG.VHD
Timer/MAIN.UCF
Timer/MAIN.VHD
Timer/CNT6BCD.VHD
Timer/CNT24BCD.VHD
Timer/KEYDETC.VHD
Timer/KEYDETC_TB.VHD
Timer/资源说明.txt
Timer
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者，仅为网络服务对象提供信息存储空间，仅对用户上载内容的表现方式做保护处理，对上载内容本身不做任何修改或编辑。