CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程

文件名称:Example-b8-6

  • 所属分类:
  • 标签属性:
  • 上传时间:
    2014-09-05
  • 文件大小:
    137.71kb
  • 已下载:
    0次
  • 提 供 者:
  • 相关连接:
  • 下载说明:
    别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容来自于网络,使用问题请自行百度

Synplify Pro综合流程,体会Synplify Pro综合工具的使用方法与技-Synplify Pro synthesis process, and technology usage experience of Synplify Pro synthesis tool
(系统自动生成,下载前可以参看下载内容)

下载文件列表

Synplify_Pro/
Synplify_Pro/ALU_Syn_2.prd
Synplify_Pro/ALU_Syn_2.prj
Synplify_Pro/ALU_Syn_demo.prd
Synplify_Pro/ALU_Syn_demo.prj
Synplify_Pro/ALU_Syn_demo.sdc
Synplify_Pro/Mix_src.prd
Synplify_Pro/Mix_src_vhdl.prd
Synplify_Pro/Mix_src_vhdl.prj
Synplify_Pro/Mix_src_vlog.prd
Synplify_Pro/Mix_src_vlog.prj
Synplify_Pro/MyWorkspace.prd
Synplify_Pro/MyWorkspace.prj
Synplify_Pro/rev_1/
Synplify_Pro/rev_1/ALU.fse
Synplify_Pro/rev_1/ALU.srd
Synplify_Pro/rev_1/ALU.srm
Synplify_Pro/rev_1/ALU.srr
Synplify_Pro/rev_1/ALU.srs
Synplify_Pro/rev_1/ALU.sxr
Synplify_Pro/rev_1/ALU.tcl
Synplify_Pro/rev_1/ALU.tlg
Synplify_Pro/rev_1/ALU.vqm
Synplify_Pro/rev_1/ALU.xrf
Synplify_Pro/rev_1/ALU_cons.tcl
Synplify_Pro/rev_1/ALU_rm.tcl
Synplify_Pro/rev_1/AutoConstraint_alu.sdc
Synplify_Pro/rev_1/HDL_DEMO.fse
Synplify_Pro/rev_1/HDL_DEMO.srd
Synplify_Pro/rev_1/HDL_DEMO.srm
Synplify_Pro/rev_1/HDL_DEMO.srr
Synplify_Pro/rev_1/HDL_DEMO.srs
Synplify_Pro/rev_1/HDL_DEMO.sxr
Synplify_Pro/rev_1/HDL_DEMO.ta
Synplify_Pro/rev_1/HDL_DEMO.taq
Synplify_Pro/rev_1/HDL_DEMO.tcl
Synplify_Pro/rev_1/HDL_DEMO.tlg
Synplify_Pro/rev_1/HDL_DEMO.vqm
Synplify_Pro/rev_1/HDL_DEMO.xrf
Synplify_Pro/rev_1/HDL_DEMO_cons.tcl
Synplify_Pro/rev_1/HDL_DEMO_rm.tcl
Synplify_Pro/rev_1/HDL_DEMO_ta.srm
Synplify_Pro/rev_1/fsmviewer.fsm
Synplify_Pro/rev_1/syntmp/
Synplify_Pro/rev_1/syntmp/ALU.plg
Synplify_Pro/rev_1/syntmp/HDL_DEMO.plg
Synplify_Pro/rev_2/
Synplify_Pro/rev_2/.recordref
Synplify_Pro/rev_2/AutoConstraint_top.sdc
Synplify_Pro/rev_2/layer0.tlg
Synplify_Pro/rev_2/layer1.tlg
Synplify_Pro/rev_2/layer2.tlg
Synplify_Pro/rev_2/syntmp/
Synplify_Pro/rev_2/syntmp/top.plg
Synplify_Pro/rev_2/top.fse
Synplify_Pro/rev_2/top.srd
Synplify_Pro/rev_2/top.srm
Synplify_Pro/rev_2/top.srr
Synplify_Pro/rev_2/top.srs
Synplify_Pro/rev_2/top.sxr
Synplify_Pro/rev_2/top.tcl
Synplify_Pro/rev_2/top.vqm
Synplify_Pro/rev_2/top.xrf
Synplify_Pro/rev_2/top_cons.tcl
Synplify_Pro/rev_2/top_rm.tcl
Synplify_Pro/rev_3/
Synplify_Pro/rev_3/.recordref
Synplify_Pro/rev_3/layer0.tlg
Synplify_Pro/rev_3/layer1.tlg
Synplify_Pro/rev_3/layer2.tlg
Synplify_Pro/rev_3/syntmp/
Synplify_Pro/rev_3/syntmp/mux.plg
Synplify_Pro/rev_3/syntmp/rotate.plg
Synplify_Pro/rev_3/syntmp/top.plg
Synplify_Pro/rev_3/syntmp/top1.plg
Synplify_Pro/rev_3/top1.fse
Synplify_Pro/rev_3/top1.srd
Synplify_Pro/rev_3/top1.srm
Synplify_Pro/rev_3/top1.srr
Synplify_Pro/rev_3/top1.srs
Synplify_Pro/rev_3/top1.sxr
Synplify_Pro/rev_3/top1.tcl
Synplify_Pro/rev_3/top1.vqm
Synplify_Pro/rev_3/top1.xrf
Synplify_Pro/rev_3/top1_cons.tcl
Synplify_Pro/rev_3/top1_rm.tcl
Synplify_Pro/source/
Synplify_Pro/source/VHDL/
Synplify_Pro/source/VHDL/ALU.VHD
Synplify_Pro/source/VHDL/HDL_DEMO.VHD
Synplify_Pro/source/mixed/
Synplify_Pro/source/mixed/verilog/
Synplify_Pro/source/mixed/verilog/mux.vhd
Synplify_Pro/source/mixed/verilog/mux21.v
Synplify_Pro/source/mixed/verilog/reg8.vhd
Synplify_Pro/source/mixed/verilog/rotate.vhd
Synplify_Pro/source/mixed/verilog/top.v
Synplify_Pro/source/mixed/vhdl/
Synplify_Pro/source/mixed/vhdl/mux.v
Synplify_Pro/source/mixed/vhdl/mux21.vhd
Synplify_Pro/source/mixed/vhdl/reg8.v
Synplify_Pro/source/mixed/vhdl/rotate.v
Synplify_Pro/source/mixed/vhdl/top.vhd
Synplify_Pro/source/verilog/
Synplify_Pro/source/verilog/ALU.V
Synplify_Pro/source/verilog/HDL_DEMO.V
source/
source/VHDL/
source/VHDL/ALU.VHD
source/VHDL/HDL_DEMO.VHD
source/mixed/
source/mixed/verilog/
source/mixed/verilog/mux.vhd
source/mixed/verilog/mux21.v
source/mixed/verilog/reg8.vhd
source/mixed/verilog/rotate.vhd
source/mixed/verilog/top.v
source/mixed/vhdl/
source/mixed/vhdl/mux.v
source/mixed/vhdl/mux21.vhd
source/mixed/vhdl/reg8.v
source/mixed/vhdl/rotate.v
source/mixed/vhdl/top.vhd
source/verilog/
source/verilog/ALU.V
source/verilog/HDL_DEMO.V
示例说明.doc

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台,只提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度。更多...
  • 本站已设置防盗链,请勿用迅雷、QQ旋风等下载软件下载资源,下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或换浏览器;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*快速评论: 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内  容:
*验 证 码:
搜珍网 www.dssz.com