verilog_projects-master/
verilog_projects-master/.gitignore
verilog_projects-master/KSA/
verilog_projects-master/KSA/KSA.v
verilog_projects-master/KSA/KSA_always.v
verilog_projects-master/KSA/KSA_pipe.v
verilog_projects-master/KSA/KSA_test1.sv
verilog_projects-master/KSA/REGS.v
verilog_projects-master/README.md
verilog_projects-master/VGA/
verilog_projects-master/VGA/README.md
verilog_projects-master/VGA/vga_display/
verilog_projects-master/VGA/vga_display/vga_controller_640_60.v
verilog_projects-master/VGA/vga_display/vga_display.ucf
verilog_projects-master/VGA/vga_display/vga_display.v
verilog_projects-master/VGA/vga_sprites/
verilog_projects-master/VGA/vga_sprites/IMG2coe8.m
verilog_projects-master/VGA/vga_sprites/game_over_coe.coe
verilog_projects-master/VGA/vga_sprites/vga_sprites/
verilog_projects-master/VGA/vga_sprites/vga_sprites/_ngo/
verilog_projects-master/VGA/vga_sprites/vga_sprites/_ngo/netlist.lst
verilog_projects-master/VGA/vga_sprites/vga_sprites/_xmsgs/
verilog_projects-master/VGA/vga_sprites/vga_sprites/_xmsgs/bitgen.xmsgs
verilog_projects-master/VGA/vga_sprites/vga_sprites/_xmsgs/map.xmsgs
verilog_projects-master/VGA/vga_sprites/vga_sprites/_xmsgs/ngdbuild.xmsgs
verilog_projects-master/VGA/vga_sprites/vga_sprites/_xmsgs/par.xmsgs
verilog_projects-master/VGA/vga_sprites/vga_sprites/_xmsgs/pn_parser.xmsgs
verilog_projects-master/VGA/vga_sprites/vga_sprites/_xmsgs/trce.xmsgs
verilog_projects-master/VGA/vga_sprites/vga_sprites/_xmsgs/xst.xmsgs
verilog_projects-master/VGA/vga_sprites/vga_sprites/fuse.log
verilog_projects-master/VGA/vga_sprites/vga_sprites/fuse.xmsgs
verilog_projects-master/VGA/vga_sprites/vga_sprites/game_over_mem.mif
verilog_projects-master/VGA/vga_sprites/vga_sprites/image.gise
verilog_projects-master/VGA/vga_sprites/vga_sprites/image.xise
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/_xmsgs/
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/_xmsgs/cg.xmsgs
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/_xmsgs/pn_parser.xmsgs
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/blk_mem_gen_ds512.pdf
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/blk_mem_gen_v6_2_readme.txt
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/coregen.cgp
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/coregen.log
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/create_game_over_mem.tcl
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/edit_game_over_mem.tcl
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem.asy
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem.gise
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem.mif
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem.ncf
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem.sym
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem.v
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem.veo
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem.xco
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem.xise
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem_flist.txt
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem_ste/
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem_ste/example_design/
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem_ste/example_design/bmg_wrapper.vhd
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem_ste/example_design/game_over_mem_top.ucf
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem_ste/example_design/game_over_mem_top.vhd
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem_ste/example_design/game_over_mem_top.xdc
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem_ste/implement/
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem_ste/implement/implement.bat
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem_ste/implement/implement.sh
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem_ste/implement/planAhead_rdn.bat
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem_ste/implement/planAhead_rdn.sh
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem_ste/implement/planAhead_rdn.tcl
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem_ste/implement/xst.prj
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem_ste/implement/xst.scr
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/game_over_mem_xmdf.tcl
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_dir/gen_game_over_mem.tcl
verilog_projects-master/VGA/vga_sprites/vga_sprites/ipcore_d