文件名称:DigitalCompinacijaSimulacija
-
所属分类:
- 标签属性:
- 上传时间:2016-03-19
-
文件大小:4.68kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
It is a bridge between CPU and sensors where user can not connect sensors directly on CPU. It consumes very small number od LUTs and it is suitable for CPLD design. it works on following way, when logic detects falling edge of RX, then this action triggers other logic and then starts sending data on TX line-It is a bridge between CPU and sensors where user can not connect sensors directly on CPU. It consumes very small number od LUTs and it is suitable for CPLD design. it works on following way, when logic detects falling edge of RX, then this action triggers other logic and then starts sending data on TX line
(系统自动生成,下载前可以参看下载内容)
下载文件列表
BR_GENERATOR.vhd
clkAdder.vhd
edgeDetector.vhd
HalfAdder.vhd
logicPkg.vhd
TX_modul.vhd
clkAdder.vhd
edgeDetector.vhd
HalfAdder.vhd
logicPkg.vhd
TX_modul.vhd
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.