CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程
收藏

文件名称:syn_wr

  • 所属分类：
    VHDL-FPGA-Verilog
  • 标签属性：
    [WORD]
  • 上传时间：
    2016-06-12
  • 文件大小：
    82kb
  • 已下载：
    0次
  • 提 供 者：
    一***
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

一般来说，CPU的读写时钟会引入到PLD中，笔者利用CPU的读写时钟实现同步读写寄存器，提高设计的可靠性。因此这种建模方式是推荐的CPU读写PLD寄存器建模方式-In general, CPU clock reading and writing will be introduced to the PLD, the author uses the CPU to read and write clock synchronized read and write registers, improve design reliability. Therefore, this model is the recommended way to read and write CPU registers modeling PLD
(系统自动生成,下载前可以参看下载内容)

下载文件列表

syn_wr/asyn_bad/asyn_bad.prd
syn_wr/asyn_bad/asyn_bad.prj
syn_wr/asyn_bad/decode.v
syn_wr/asyn_bad/read_reg.v
syn_wr/asyn_bad/rev_1/AutoConstraint_top.sdc
syn_wr/asyn_bad/rev_1/decode.edn
syn_wr/asyn_bad/rev_1/decode.fse
syn_wr/asyn_bad/rev_1/decode.prf
syn_wr/asyn_bad/rev_1/decode.srm
syn_wr/asyn_bad/rev_1/decode.srr
syn_wr/asyn_bad/rev_1/decode.srs
syn_wr/asyn_bad/rev_1/decode.tlg
syn_wr/asyn_bad/rev_1/generic.fse
syn_wr/asyn_bad/rev_1/generic.srd
syn_wr/asyn_bad/rev_1/syntmp/decode.msg
syn_wr/asyn_bad/rev_1/syntmp/decode.plg
syn_wr/asyn_bad/top.v
syn_wr/asyn_bad/write_reg.v
syn_wr/oe_edge/decode.v
syn_wr/oe_edge/oe_edge.prd
syn_wr/oe_edge/oe_edge.prj
syn_wr/oe_edge/read_reg.v
syn_wr/oe_edge/rev_2/AutoConstraint_top.sdc
syn_wr/oe_edge/rev_2/generic.fse
syn_wr/oe_edge/rev_2/generic.srd
syn_wr/oe_edge/rev_2/syntmp/top.msg
syn_wr/oe_edge/rev_2/syntmp/top.plg
syn_wr/oe_edge/rev_2/top.edn
syn_wr/oe_edge/rev_2/top.fse
syn_wr/oe_edge/rev_2/top.prf
syn_wr/oe_edge/rev_2/top.srm
syn_wr/oe_edge/rev_2/top.srr
syn_wr/oe_edge/rev_2/top.srs
syn_wr/oe_edge/rev_2/top.tlg
syn_wr/oe_edge/top.v
syn_wr/oe_edge/write_reg.v
syn_wr/syn_wr/decode.v
syn_wr/syn_wr/read_reg.v
syn_wr/syn_wr/rev_1/generic.fse
syn_wr/syn_wr/rev_1/generic.srd
syn_wr/syn_wr/rev_1/syntmp/top.msg
syn_wr/syn_wr/rev_1/syntmp/top.plg
syn_wr/syn_wr/rev_1/top.edn
syn_wr/syn_wr/rev_1/top.fse
syn_wr/syn_wr/rev_1/top.prf
syn_wr/syn_wr/rev_1/top.srm
syn_wr/syn_wr/rev_1/top.srr
syn_wr/syn_wr/rev_1/top.srs
syn_wr/syn_wr/rev_1/top.tlg
syn_wr/syn_wr/syntmp.msg
syn_wr/syn_wr/syn_wr.prd
syn_wr/syn_wr/syn_wr.prj
syn_wr/syn_wr/top.v
syn_wr/syn_wr/write_reg.v
syn_wr/示例说明.doc
syn_wr/asyn_bad/rev_1/syntmp
syn_wr/oe_edge/rev_2/syntmp
syn_wr/syn_wr/rev_1/syntmp
syn_wr/asyn_bad/rev_1
syn_wr/oe_edge/rev_2
syn_wr/syn_wr/rev_1
syn_wr/asyn_bad
syn_wr/oe_edge
syn_wr/syn_wr
syn_wr

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com