文件名称:cf_vhdl
介绍说明－－下载内容来自于网络，使用问题请自行百度
CF VHDL
The CF+ design was designed using the timing diagrams of the Compact Flash specification rev. 1.4, Analog Devices ADSP-218xN DSP Microcomputer specification, and the Intel StrataFlash Memory 28F320J3 specification.
The CF+ design was designed using the timing diagrams of the Compact Flash specification rev. 1.4, Analog Devices ADSP-218xN DSP Microcomputer specification, and the Intel StrataFlash Memory 28F320J3 specification.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
cf_plus.npl
cf_plus.rpt
cf_plus.ucf
cf_plus.vcd
cf_plus.vhd
cf_plus_control.vhd
cis.vhd
dsp_interface.vhd
initfile.dat
readme.txt
test_func.do
test_post.do
testbench.vhd
timesim.vhd
upcnt6.vhd
wave_func.do
wave_post.do
attribute_memory.vhd
cf_plus.cxt
cf_plus.jed
www.dssz.com.txt
cf_plus.rpt
cf_plus.ucf
cf_plus.vcd
cf_plus.vhd
cf_plus_control.vhd
cis.vhd
dsp_interface.vhd
initfile.dat
readme.txt
test_func.do
test_post.do
testbench.vhd
timesim.vhd
upcnt6.vhd
wave_func.do
wave_post.do
attribute_memory.vhd
cf_plus.cxt
cf_plus.jed
www.dssz.com.txt
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者，仅为网络服务对象提供信息存储空间，仅对用户上载内容的表现方式做保护处理，对上载内容本身不做任何修改或编辑。