CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 通讯/手机编程
收藏

文件名称:FpgaMskDemod

  • 所属分类：
    通讯编程
  • 标签属性：
    [VHDL] [源码]
  • 上传时间：
    2017-10-19
  • 文件大小：
    20.82mb
  • 已下载：
    1次
  • 提 供 者：
    亚****
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

能够实现MSK的解调，语言为verilog(MSK demodulation can be achieved, and the language is Verilog.)
相关搜索： fpga msk 解调

(系统自动生成,下载前可以参看下载内容)

下载文件列表

FpgaMskDemod
FpgaMskDemod\fir_compiler-library
FpgaMskDemod\fir_compiler-library\accum.v
FpgaMskDemod\fir_compiler-library\addr_cnt_dn.v
FpgaMskDemod\fir_compiler-library\addr_cnt_dn_poly.v
FpgaMskDemod\fir_compiler-library\addr_cnt_up.v
FpgaMskDemod\fir_compiler-library\at_sink_mod.v
FpgaMskDemod\fir_compiler-library\at_sink_mod_bin.v
FpgaMskDemod\fir_compiler-library\at_sink_mod_par.v
FpgaMskDemod\fir_compiler-library\at_src_mod.v
FpgaMskDemod\fir_compiler-library\at_src_mod_par.v
FpgaMskDemod\fir_compiler-library\auk_dspip_avalon_streaming_block_sink_fftfprvs_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_avalon_streaming_block_sink_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_avalon_streaming_block_source_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_avalon_streaming_controller_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_avalon_streaming_controller_pe_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_avalon_streaming_monitor_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_avalon_streaming_sink_fir_121.ocp
FpgaMskDemod\fir_compiler-library\auk_dspip_avalon_streaming_sink_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_avalon_streaming_sink_model_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_avalon_streaming_source_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_avalon_streaming_source_from_monitor_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_avalon_streaming_source_model_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_delay_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fast_accumulator_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fastadd_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fastaddsub_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fifo_pfc_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_accumulator_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_adder_tree_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_adders_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_avalon_slave_write_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_coef_banks_fixed_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_data_memory_bank_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_dspblock_bank_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_dspblock_cascade_bank_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_lib_pkg_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_math_pkg_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_memory_simple_dual_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_memory_single_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_memory_true_dual_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_mult_bank_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_top_dec_half_sym_fir_121.ocp
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_top_dec_half_sym_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_top_dec_sym_add_cas_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_top_dec_sym_cas_fir_121.ocp
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_top_int_sym_fir_121.ocp
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_top_int_sym_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_top_sin_sym_fir_121.ocp
FpgaMskDemod\fir_compiler-library\auk_dspip_fir_top_sin_sym_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_lib_pkg_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_math_pkg_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_pfc_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_pipelined_adder_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_roundsat_fir_121.vhd
FpgaMskDemod\fir_compiler-library\auk_dspip_text_pkg_fir_121.vhd
FpgaMskDemod\fir_compiler-library\coef_in_conv.v
FpgaMskDemod\fir_compiler-library\dat_mm_brg.v
FpgaMskDemod\fir_compiler-library\dat_store.v
FpgaMskDemod\fir_compiler-library\dat_store_c.v
FpgaMskDemod\fir_compiler-library\data_cnt_dn_stat.v
FpgaMskDemod\fir_compiler-library\data_cnt_up.v
FpgaMskDemod\fir_compiler-library\data_sel_dec.v
FpgaMskDemod\fir_compiler-library\decoder_we.v
FpgaMskDemod\fir_compiler-library\decoder_we_cen.v
FpgaMskDemod\fir_compiler-library\delay.v
FpgaMskDemod\fir_compiler-library\delay_cen.v
FpgaMskDemod\fir_compiler-library\delay_mul.v
FpgaMskDemod\fir_compiler-library\delay_mul_cen.v
FpgaMskDemod\fir_compiler-library\delay_mux.v
FpgaMskDemod\fir_compiler-library\delay_mux_mch_odd.v
FpgaMskDemod\fir_compiler-library\delay_mux_mch_odd_mcv.v
FpgaMskDemod\fir_compiler-library\delay_trig.v
FpgaMskDemod\fir_compiler-library\delay_trig_cen.v
FpgaMskDemod\fir_compiler-library\eab_tdl_hc.v
FpgaMskDemod\fir_compiler-library\eab_tdl_strat.v
FpgaMskDemod\fir_compiler-library\eab_tdl_strat_mram.v
FpgaMskDemod\fir_compiler-library\fir_definitions_pkg_fir_121.vhd
FpgaMskDemod\fir_compiler-library\lc_store.v
FpgaMskDemod\fir_compiler-library\lc_store_cen.v
FpgaMskDemod\fir_compiler-library\lc_tdl_strat.v
FpgaMskDemod\fir_compiler-library\lc_tdl_strat_cen.v
FpgaMskDemod\fir_compiler-library\mac_tl.ocp
FpgaMskDemod\fir_compiler-library\mac_tl.v
FpgaMskDemod\fir_compiler-library\maccum.v
FpgaMskDemod\fir_compiler-library\maccum_cen.v
FpgaMskDemod\fir_compiler-library\mcv_ctrl_deci.v
FpgaMskDemod\fir_compiler-library\mcv_ctrl_nc.v
FpgaMskDemod\fir_compiler-library\mlu.v
FpgaMskDemod\fir_compiler-library\mlu_dly1.v
FpgaMskDemod\fir_compiler-library\mlu_dly2.v
FpgaMskDemod\fir_compiler-library\mlu_inf_1reg.v
FpgaMskDemod\fir_compiler-library\mlu_inf_1reg_cen.v
FpgaMskDemod\fir_compiler-library\mlu_inf_2reg.v
FpgaMskDemod\fir_compiler-library\mlu_inf_2reg_cen.v
FpgaMskDemod\fir_compiler-library\mlu_nd.v
FpgaMskDemod\fir_compiler-library\mlu_nd_cen.v
FpgaMskDemod\fir_compiler-library\mlu_nd_lc.v
FpgaMskDemod\fir_compiler-library\mr_acc_ctrl_cen_wr.v
FpgaMskDemod\fir_compiler-library\mr_acc_ctrl_wr.v

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com