lab10_design_files Lab10 design files in Verilog - 下载

热门搜索： 源码 Android 整站插件识别 p2p OpenCV 网络编程游戏源码算法更多...

当前位置：

文件名称:lab10_design_files

Lab10 design files in Verilog

文件名	大小	更新时间
Verilog_design_files	0	2012-08-30
Verilog_design_files\Lab10_Part1.v	3387	2012-08-30
Verilog_design_files\Lab10_Part2.v	2847	2012-08-30
Verilog_design_files\Peripheral_on_External_Bus.v	2474	2012-08-30
Verilog_design_files\READ_ME.txt	156	2012-08-30
Verilog_design_files\Seven_Segment_Display.v	3060	2012-08-30
Verilog_design_files\SRAM_Controller.v	2430	2012-08-30
Verilog_design_files\part1	0	2011-02-18
Verilog_design_files\part1\DE1	0	2012-08-30
Verilog_design_files\part1\DE2 and DE2-115	0	2012-08-30
Verilog_design_files\part2	0	2012-08-30
VHDL_design_files	0	2012-08-30
VHDL_design_files\Lab10_Part1.vhd	7282	2012-08-30
VHDL_design_files\Lab10_Part2.vhd	5231	2012-08-30
VHDL_design_files\Peripheral_on_External_Bus.vhd	3215	2012-08-30
VHDL_design_files\READ_ME.txt	156	2012-08-30
VHDL_design_files\Seven_Segment_Display.vhd	3345	2012-08-30
VHDL_design_files\SRAM_Controller.vhd	2727	2012-08-30
VHDL_design_files\part1	0	2011-02-18
VHDL_design_files\part1\DE1	0	2012-08-30
VHDL_design_files\part1\DE2 and DE2-115	0	2012-08-30
VHDL_design_files\part2	0	2012-08-30

*快速评论：	推荐一般有密码和说明不符不是源码或资料文件不全不能解压纯粹是垃圾
*内　　容：
*验证码：