- qdsg 主要研究了超声回波信号的小波分析算法和BP神经网络算法
- usb-dos 提供在dos中对usb设备支持
- aspzhizuoxueshengdanganguanlixitong ASP制作学生档案管理系统 摘要:本系统是根据现代化校园的发展而设计的基于ASP的学生档案管理系统
- power_converter_craig_no_Trans This power converter in matlab with no transformer. The full control is using. PID controller for the gating signal of SCR. The phase angle has been controlled
- distortion-correction 这篇代码主要用于鱼眼镜头图像畸变校正
- kalman 一个简单的例子
文件名称:ddr_ddr2_sdram.rar
-
所属分类:
- 标签属性:
- 上传时间:2012-09-04
-
文件大小:3.33mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
基于NIOS II的ddr2控制器,配有详细的文档,经验证后可使用.,NIOS II based on the DDR2 controller, equipped with detailed documentation, the experience can be used after certification.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
ddr_ddr2_sdram/constraints/dat/ddr2_sdram_iotype.dat
ddr_ddr2_sdram/constraints/dat/ddr2_sdram_iotype_stratix.dat
ddr_ddr2_sdram/constraints/dat/ddr2_sdram_iotype_stratixii.dat
ddr_ddr2_sdram/constraints/dat/ddr_sdram_iotype.dat
ddr_ddr2_sdram/constraints/dat/ddr_sdram_iotype_stratix.dat
ddr_ddr2_sdram/constraints/dat/ddr_sdram_iotype_stratixii.dat
ddr_ddr2_sdram/constraints/dat/devices.dat
ddr_ddr2_sdram/constraints/dat/ep1c12_f256_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c12_f256_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c12_f324_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c12_f324_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c12_q240_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c12_q240_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c20_f324_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c20_f324_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c20_f400_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c20_f400_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c3_t100_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c3_t100_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c3_t144_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c3_t144_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c4_f324_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c4_f324_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c4_f400_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c4_f400_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c6_f256_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c6_f256_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c6_q240_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c6_q240_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c6_t144_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c6_t144_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s10_b672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s10_b672_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s10_f484_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s10_f484_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s10_f672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s10_f672_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s10_f780_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s10_f780_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s20_b672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s20_b672_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s20_f484_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s20_f484_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s20_f672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s20_f672_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s20_f780_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s20_f780_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s25_b672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s25_b672_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s25_f1020_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s25_f1020_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s25_f672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s25_f672_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s25_f780_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s25_f780_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s30_b956_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s30_b956_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s30_f1020_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s30_f1020_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s30_f780_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s30_f780_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s40_b956_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s40_b956_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s40_f1020_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s40_f1020_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s40_f1508_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s40_f1508_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s40_f780_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s40_f780_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s60_b956_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s60_b956_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s60_f1020_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s60_f1020_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s60_f1508_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s60_f1508_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s80_b956_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s80_b956_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s80_f1020_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s80_f1020_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s80_f1508_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s80_f1508_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1sgx10c_f672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1sgx10c_f672_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1sgx10d_f672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1sgx10d_f672_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1sgx25c_f672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1sgx25c_f6
ddr_ddr2_sdram/constraints/dat/ddr2_sdram_iotype_stratix.dat
ddr_ddr2_sdram/constraints/dat/ddr2_sdram_iotype_stratixii.dat
ddr_ddr2_sdram/constraints/dat/ddr_sdram_iotype.dat
ddr_ddr2_sdram/constraints/dat/ddr_sdram_iotype_stratix.dat
ddr_ddr2_sdram/constraints/dat/ddr_sdram_iotype_stratixii.dat
ddr_ddr2_sdram/constraints/dat/devices.dat
ddr_ddr2_sdram/constraints/dat/ep1c12_f256_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c12_f256_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c12_f324_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c12_f324_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c12_q240_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c12_q240_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c20_f324_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c20_f324_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c20_f400_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c20_f400_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c3_t100_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c3_t100_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c3_t144_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c3_t144_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c4_f324_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c4_f324_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c4_f400_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c4_f400_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c6_f256_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c6_f256_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c6_q240_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c6_q240_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1c6_t144_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1c6_t144_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s10_b672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s10_b672_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s10_f484_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s10_f484_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s10_f672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s10_f672_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s10_f780_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s10_f780_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s20_b672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s20_b672_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s20_f484_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s20_f484_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s20_f672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s20_f672_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s20_f780_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s20_f780_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s25_b672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s25_b672_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s25_f1020_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s25_f1020_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s25_f672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s25_f672_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s25_f780_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s25_f780_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s30_b956_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s30_b956_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s30_f1020_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s30_f1020_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s30_f780_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s30_f780_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s40_b956_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s40_b956_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s40_f1020_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s40_f1020_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s40_f1508_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s40_f1508_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s40_f780_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s40_f780_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s60_b956_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s60_b956_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s60_f1020_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s60_f1020_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s60_f1508_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s60_f1508_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s80_b956_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s80_b956_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s80_f1020_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s80_f1020_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1s80_f1508_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1s80_f1508_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1sgx10c_f672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1sgx10c_f672_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1sgx10d_f672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1sgx10d_f672_x8_v02.dat
ddr_ddr2_sdram/constraints/dat/ep1sgx25c_f672_x8_floorplan_v00.dat
ddr_ddr2_sdram/constraints/dat/ep1sgx25c_f6
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
