文件名称:This VHDL code pertains to the DCO model
下载1 (66kb)
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容来自于网络，使用问题请自行百度
code.doc
C.1 DCO LEVEL 2
This VHDL code pertains to the DCO model descr iption in Section 6.5.5. The entity declaration of the level 2 DCO is between lines 18 and 39. The VHDL generics or elaboration-phase parameter constants are declared between lines 19 and 30. The port declaration of the block’s I/O signals is between lines 31 and 39. The behavioral architecture describing the block starts at line 42. Lines 43 through 49 declare internal signals. Lines 56 through 61 describe the DCO varactor merging operation on the left of Fig. 6.10. The period is calculated and checked for upper and lower bounds between lines 67 and 81. Finally, the period-controlled oscillator
(PCO) engine is instantiated between lines 87 and 98.
C.1 DCO LEVEL 2
This VHDL code pertains to the DCO model descr iption in Section 6.5.5. The entity declaration of the level 2 DCO is between lines 18 and 39. The VHDL generics or elaboration-phase parameter constants are declared between lines 19 and 30. The port declaration of the block’s I/O signals is between lines 31 and 39. The behavioral architecture describing the block starts at line 42. Lines 43 through 49 declare internal signals. Lines 56 through 61 describe the DCO varactor merging operation on the left of Fig. 6.10. The period is calculated and checked for upper and lower bounds between lines 67 and 81. Finally, the period-controlled oscillator
(PCO) engine is instantiated between lines 87 and 98.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
压缩包 : code.doc 列表
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者，仅为网络服务对象提供信息存储空间，仅对用户上载内容的表现方式做保护处理，对上载内容本身不做任何修改或编辑。