- detours-src-1.2 微软提供的截取Win32 API函数的开发包和例子detours
- decision-tree 是一个决策树算法
- fuzzycm 运用matlab的模糊聚类文件
- sourcecodes i send the matlab codes for embedded zero tree and se partioning in hierarchial trees in image compression.I also send matlab code for speech compression using rabiner algorithm amd OFDM transceiver design.
- ARM-do-MP3- ARM做的MP3播放器(LPC2148+VS1003+CH375+OLED)有频谱
- OFDM LabVIEW编写的正交频分复用的相关程序(The related program of orthogonal frequency division multiplexing written by LabVIEW)
文件名称:pro104_uart
介绍说明--下载内容来自于网络,使用问题请自行百度
uart的代码,经实际运行可以通信,是xilinx uart 代码的改进,网上的xilinx uart代码有很多bug,用此代码可以改进运行。-UART code, the actual operation can be communication, xilinx uart code are improved, xilinx uart code online has a lot of bug, the code can be improved with this operation.
相关搜索: UART VHDL
(系统自动生成,下载前可以参看下载内容)
下载文件列表
pro104_uart/bit/sp3400sl_top.bit
pro104_uart/bit/sp3400s_top.bit
pro104_uart/bit
pro104_uart/constrain/sp3s_top.ucf
pro104_uart/constrain/top_uart.ucf
pro104_uart/constrain
pro104_uart/ise_pro/ise81_verilog/ise81_verilog.ise
pro104_uart/ise_pro/ise81_verilog/ise81_verilog.ise_ISE_Backup
pro104_uart/ise_pro/ise81_verilog/sp3s_top.bld
pro104_uart/ise_pro/ise81_verilog/sp3s_top.cmd_log
pro104_uart/ise_pro/ise81_verilog/sp3s_top.lso
pro104_uart/ise_pro/ise81_verilog/sp3s_top.ngc
pro104_uart/ise_pro/ise81_verilog/sp3s_top.ngr
pro104_uart/ise_pro/ise81_verilog/sp3s_top.prj
pro104_uart/ise_pro/ise81_verilog/sp3s_top.stx
pro104_uart/ise_pro/ise81_verilog/sp3s_top.syr
pro104_uart/ise_pro/ise81_verilog/sp3s_top.xst
pro104_uart/ise_pro/ise81_verilog/sp3s_top_summary.html
pro104_uart/ise_pro/ise81_verilog/sp3s_top_vhdl.prj
pro104_uart/ise_pro/ise81_verilog/top_uart.bgn
pro104_uart/ise_pro/ise81_verilog/top_uart.bit
pro104_uart/ise_pro/ise81_verilog/top_uart.bld
pro104_uart/ise_pro/ise81_verilog/top_uart.cmd_log
pro104_uart/ise_pro/ise81_verilog/top_uart.drc
pro104_uart/ise_pro/ise81_verilog/top_uart.lso
pro104_uart/ise_pro/ise81_verilog/top_uart.ncd
pro104_uart/ise_pro/ise81_verilog/top_uart.ngc
pro104_uart/ise_pro/ise81_verilog/top_uart.ngd
pro104_uart/ise_pro/ise81_verilog/top_uart.ngr
pro104_uart/ise_pro/ise81_verilog/top_uart.pad
pro104_uart/ise_pro/ise81_verilog/top_uart.par
pro104_uart/ise_pro/ise81_verilog/top_uart.pcf
pro104_uart/ise_pro/ise81_verilog/top_uart.prj
pro104_uart/ise_pro/ise81_verilog/top_uart.stx
pro104_uart/ise_pro/ise81_verilog/top_uart.syr
pro104_uart/ise_pro/ise81_verilog/top_uart.twr
pro104_uart/ise_pro/ise81_verilog/top_uart.twx
pro104_uart/ise_pro/ise81_verilog/top_uart.unroutes
pro104_uart/ise_pro/ise81_verilog/top_uart.ut
pro104_uart/ise_pro/ise81_verilog/top_uart.xpi
pro104_uart/ise_pro/ise81_verilog/top_uart.xst
pro104_uart/ise_pro/ise81_verilog/top_uart_map.mrp
pro104_uart/ise_pro/ise81_verilog/top_uart_map.ncd
pro104_uart/ise_pro/ise81_verilog/top_uart_map.ngm
pro104_uart/ise_pro/ise81_verilog/top_uart_pad.csv
pro104_uart/ise_pro/ise81_verilog/top_uart_pad.txt
pro104_uart/ise_pro/ise81_verilog/top_uart_summary.html
pro104_uart/ise_pro/ise81_verilog/top_uart_vhdl.prj
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst/sp3s_top.prj/ngx/notopt
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst/sp3s_top.prj/ngx/opt
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst/sp3s_top.prj/ngx
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst/sp3s_top.prj
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst/top_uart.prj/ngx/notopt
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst/top_uart.prj/ngx/opt
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst/top_uart.prj/ngx
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst/top_uart.prj
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst
pro104_uart/ise_pro/ise81_verilog/xst/projnav.tmp
pro104_uart/ise_pro/ise81_verilog/xst/work/hdllib.ref
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg21/uart__rx.bin
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg21
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg2B/uart__tx.bin
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg2B
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg32/top__uart.bin
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg32
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg4B/sp3s__top.bin
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg4B
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg7A/uart__char__rom.bin
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg7A/uart__clk__50m.bin
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg7A
pro104_uart/ise_pro/ise81_verilog/xst/work
pro104_uart/ise_pro/ise81_verilog/xst
pro104_uart/ise_pro/ise81_verilog/_impact.cmd
pro104_uart/ise_pro/ise81_verilog/_impact.log
pro104_uart/ise_pro/ise81_verilog/_ngo/netlist.lst
pro104_uart/ise_pro/ise81_verilog/_ngo
pro104_uart/ise_pro/ise81_verilog/_xmsgs/bitgen.xmsgs
pro104_uart/ise_pro/ise81_verilog/_xmsgs/map.xmsgs
pro104_uart/ise_pro/ise81_verilog/_xmsgs/ngdbuild.xmsgs
pro104_uart/ise_pro/ise81_verilog/_xmsgs/par.xmsgs
pro104_uart/ise_pro/ise81_verilog/_xmsgs/trce.xmsgs
pro104_uart/ise_pro/ise81_verilog/_xmsgs/xst.xmsgs
pro104_uart/ise_pro/ise81_verilog/_xmsgs
pro104_uart/ise_pro/ise81_verilog/__ISE_repository_ise81_verilog.ise_.lock
pro104_uart/ise_pro/ise81_verilog
pro104_uart/ise_pro
pro104_uart/readme.txt
pro104_uart/rtl/verilog/sp3s_top.v
pro104_uart/rtl/verilog/top_uart.v
pro104_uart/rtl/verilog/uart_char_rom.v
pro104_uart/rtl/verilog/uart_clk_50m.v
pro104_uart/rtl/verilog/uart_rx.v
pro104_uart/rtl/verilog/uart_tx.v
pro104_uart/rtl/verilog
pro104_uart/rtl
pro104_uart
pro104_uart/bit/sp3400s_top.bit
pro104_uart/bit
pro104_uart/constrain/sp3s_top.ucf
pro104_uart/constrain/top_uart.ucf
pro104_uart/constrain
pro104_uart/ise_pro/ise81_verilog/ise81_verilog.ise
pro104_uart/ise_pro/ise81_verilog/ise81_verilog.ise_ISE_Backup
pro104_uart/ise_pro/ise81_verilog/sp3s_top.bld
pro104_uart/ise_pro/ise81_verilog/sp3s_top.cmd_log
pro104_uart/ise_pro/ise81_verilog/sp3s_top.lso
pro104_uart/ise_pro/ise81_verilog/sp3s_top.ngc
pro104_uart/ise_pro/ise81_verilog/sp3s_top.ngr
pro104_uart/ise_pro/ise81_verilog/sp3s_top.prj
pro104_uart/ise_pro/ise81_verilog/sp3s_top.stx
pro104_uart/ise_pro/ise81_verilog/sp3s_top.syr
pro104_uart/ise_pro/ise81_verilog/sp3s_top.xst
pro104_uart/ise_pro/ise81_verilog/sp3s_top_summary.html
pro104_uart/ise_pro/ise81_verilog/sp3s_top_vhdl.prj
pro104_uart/ise_pro/ise81_verilog/top_uart.bgn
pro104_uart/ise_pro/ise81_verilog/top_uart.bit
pro104_uart/ise_pro/ise81_verilog/top_uart.bld
pro104_uart/ise_pro/ise81_verilog/top_uart.cmd_log
pro104_uart/ise_pro/ise81_verilog/top_uart.drc
pro104_uart/ise_pro/ise81_verilog/top_uart.lso
pro104_uart/ise_pro/ise81_verilog/top_uart.ncd
pro104_uart/ise_pro/ise81_verilog/top_uart.ngc
pro104_uart/ise_pro/ise81_verilog/top_uart.ngd
pro104_uart/ise_pro/ise81_verilog/top_uart.ngr
pro104_uart/ise_pro/ise81_verilog/top_uart.pad
pro104_uart/ise_pro/ise81_verilog/top_uart.par
pro104_uart/ise_pro/ise81_verilog/top_uart.pcf
pro104_uart/ise_pro/ise81_verilog/top_uart.prj
pro104_uart/ise_pro/ise81_verilog/top_uart.stx
pro104_uart/ise_pro/ise81_verilog/top_uart.syr
pro104_uart/ise_pro/ise81_verilog/top_uart.twr
pro104_uart/ise_pro/ise81_verilog/top_uart.twx
pro104_uart/ise_pro/ise81_verilog/top_uart.unroutes
pro104_uart/ise_pro/ise81_verilog/top_uart.ut
pro104_uart/ise_pro/ise81_verilog/top_uart.xpi
pro104_uart/ise_pro/ise81_verilog/top_uart.xst
pro104_uart/ise_pro/ise81_verilog/top_uart_map.mrp
pro104_uart/ise_pro/ise81_verilog/top_uart_map.ncd
pro104_uart/ise_pro/ise81_verilog/top_uart_map.ngm
pro104_uart/ise_pro/ise81_verilog/top_uart_pad.csv
pro104_uart/ise_pro/ise81_verilog/top_uart_pad.txt
pro104_uart/ise_pro/ise81_verilog/top_uart_summary.html
pro104_uart/ise_pro/ise81_verilog/top_uart_vhdl.prj
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst/sp3s_top.prj/ngx/notopt
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst/sp3s_top.prj/ngx/opt
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst/sp3s_top.prj/ngx
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst/sp3s_top.prj
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst/top_uart.prj/ngx/notopt
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst/top_uart.prj/ngx/opt
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst/top_uart.prj/ngx
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst/top_uart.prj
pro104_uart/ise_pro/ise81_verilog/xst/dump.xst
pro104_uart/ise_pro/ise81_verilog/xst/projnav.tmp
pro104_uart/ise_pro/ise81_verilog/xst/work/hdllib.ref
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg21/uart__rx.bin
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg21
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg2B/uart__tx.bin
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg2B
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg32/top__uart.bin
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg32
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg4B/sp3s__top.bin
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg4B
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg7A/uart__char__rom.bin
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg7A/uart__clk__50m.bin
pro104_uart/ise_pro/ise81_verilog/xst/work/vlg7A
pro104_uart/ise_pro/ise81_verilog/xst/work
pro104_uart/ise_pro/ise81_verilog/xst
pro104_uart/ise_pro/ise81_verilog/_impact.cmd
pro104_uart/ise_pro/ise81_verilog/_impact.log
pro104_uart/ise_pro/ise81_verilog/_ngo/netlist.lst
pro104_uart/ise_pro/ise81_verilog/_ngo
pro104_uart/ise_pro/ise81_verilog/_xmsgs/bitgen.xmsgs
pro104_uart/ise_pro/ise81_verilog/_xmsgs/map.xmsgs
pro104_uart/ise_pro/ise81_verilog/_xmsgs/ngdbuild.xmsgs
pro104_uart/ise_pro/ise81_verilog/_xmsgs/par.xmsgs
pro104_uart/ise_pro/ise81_verilog/_xmsgs/trce.xmsgs
pro104_uart/ise_pro/ise81_verilog/_xmsgs/xst.xmsgs
pro104_uart/ise_pro/ise81_verilog/_xmsgs
pro104_uart/ise_pro/ise81_verilog/__ISE_repository_ise81_verilog.ise_.lock
pro104_uart/ise_pro/ise81_verilog
pro104_uart/ise_pro
pro104_uart/readme.txt
pro104_uart/rtl/verilog/sp3s_top.v
pro104_uart/rtl/verilog/top_uart.v
pro104_uart/rtl/verilog/uart_char_rom.v
pro104_uart/rtl/verilog/uart_clk_50m.v
pro104_uart/rtl/verilog/uart_rx.v
pro104_uart/rtl/verilog/uart_tx.v
pro104_uart/rtl/verilog
pro104_uart/rtl
pro104_uart
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
