CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程

文件名称:can

  • 所属分类:
  • 标签属性:
  • 上传时间:
    2012-11-16
  • 文件大小:
    86.75kb
  • 已下载:
    0次
  • 提 供 者:
  • 相关连接:
  • 下载说明:
    别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容来自于网络,使用问题请自行百度

基于Verilog HDL 的一个CAN总线IP核。-Based on Verilog HDL a CAN bus IP core.
(系统自动生成,下载前可以参看下载内容)

下载文件列表

can/can_testbench.v
can/can_testbench_defines.v
can/timescale.v
can/syn/synplicity/can.prj
can/syn/synplicity/rev_1/dir_keeper
can/syn/synplicity/rev_1/CVS/Root
can/syn/synplicity/rev_1/CVS/Repository
can/syn/synplicity/rev_1/CVS/Template
can/syn/synplicity/rev_1/CVS/Entries
can/syn/synplicity/CVS/Root
can/syn/synplicity/CVS/Repository
can/syn/synplicity/CVS/Template
can/syn/synplicity/CVS/Entries
can/syn/libero/pinedit.gcf
can/syn/libero/CVS/Root
can/syn/libero/CVS/Repository
can/syn/libero/CVS/Template
can/syn/libero/CVS/Entries
can/syn/CVS/Root
can/syn/CVS/Repository
can/syn/CVS/Template
can/syn/CVS/Entries
can/sim/rtl_sim/run/clean
can/sim/rtl_sim/run/run_sim.scr
can/sim/rtl_sim/run/wave.do
can/sim/rtl_sim/run/CVS/Root
can/sim/rtl_sim/run/CVS/Repository
can/sim/rtl_sim/run/CVS/Template
can/sim/rtl_sim/run/CVS/Entries
can/sim/rtl_sim/out/dir_keeper
can/sim/rtl_sim/out/CVS/Root
can/sim/rtl_sim/out/CVS/Repository
can/sim/rtl_sim/out/CVS/Template
can/sim/rtl_sim/out/CVS/Entries
can/sim/rtl_sim/log/dir_keeper
can/sim/rtl_sim/log/CVS/Root
can/sim/rtl_sim/log/CVS/Repository
can/sim/rtl_sim/log/CVS/Template
can/sim/rtl_sim/log/CVS/Entries
can/sim/rtl_sim/bin/cds.lib
can/sim/rtl_sim/bin/hdl.var
can/sim/rtl_sim/bin/memory_file_list
can/sim/rtl_sim/bin/rtl_file_list
can/sim/rtl_sim/bin/sim_file_list
can/sim/rtl_sim/bin/INCA_libs/worklib/dir_keeper
can/sim/rtl_sim/bin/INCA_libs/worklib/CVS/Root
can/sim/rtl_sim/bin/INCA_libs/worklib/CVS/Repository
can/sim/rtl_sim/bin/INCA_libs/worklib/CVS/Template
can/sim/rtl_sim/bin/INCA_libs/worklib/CVS/Entries
can/sim/rtl_sim/bin/INCA_libs/CVS/Root
can/sim/rtl_sim/bin/INCA_libs/CVS/Repository
can/sim/rtl_sim/bin/INCA_libs/CVS/Template
can/sim/rtl_sim/bin/INCA_libs/CVS/Entries
can/sim/rtl_sim/bin/CVS/Root
can/sim/rtl_sim/bin/CVS/Repository
can/sim/rtl_sim/bin/CVS/Template
can/sim/rtl_sim/bin/CVS/Entries
can/sim/rtl_sim/CVS/Root
can/sim/rtl_sim/CVS/Repository
can/sim/rtl_sim/CVS/Template
can/sim/rtl_sim/CVS/Entries
can/sim/CVS/Root
can/sim/CVS/Repository
can/sim/CVS/Template
can/sim/CVS/Entries
can/rtl/verilog/README.txt
can/rtl/verilog/can_acf.v
can/rtl/verilog/can_bsp.v
can/rtl/verilog/can_btl.v
can/rtl/verilog/can_crc.v
can/rtl/verilog/can_defines.v
can/rtl/verilog/can_fifo.v
can/rtl/verilog/can_ibo.v
can/rtl/verilog/can_register.v
can/rtl/verilog/can_register_asyn.v
can/rtl/verilog/can_register_asyn_syn.v
can/rtl/verilog/can_register_syn.v
can/rtl/verilog/can_registers.v
can/rtl/verilog/can_top.v
can/rtl/verilog/CVS/Root
can/rtl/verilog/CVS/Repository
can/rtl/verilog/CVS/Template
can/rtl/verilog/CVS/Entries
can/rtl/CVS/Root
can/rtl/CVS/Repository
can/rtl/CVS/Template
can/rtl/CVS/Entries
can/doc/src/CVS/Root
can/doc/src/CVS/Repository
can/doc/src/CVS/Template
can/doc/src/CVS/Entries
can/doc/CVS/Root
can/doc/CVS/Repository
can/doc/CVS/Template
can/doc/CVS/Entries
can/bench/verilog/can_testbench.v
can/bench/verilog/can_testbench_defines.v
can/bench/verilog/timescale.v
can/bench/verilog/CVS/Root
can/bench/verilog/CVS/Repository
can/bench/verilog/CVS/Template
can/bench/verilog/CVS/Entries
can/bench/CVS/Root
can/bench/CVS/Repository
can/bench/CVS/Template
can/bench/CVS/Entries
can/CVS/Root
can/CVS/Repository
can/CVS/Template
can/CVS/Entries
can/sim/rtl_sim/bin/INCA_libs/worklib/CVS
can/sim/rtl_sim/bin/INCA_libs/worklib
can/sim/rtl_sim/bin/INCA_libs/CVS
can/syn/synplicity/rev_1/CVS
can/sim/rtl_sim/run/CVS
can/sim/rtl_sim/out/CVS
can/sim/rtl_sim/log/CVS
can/sim/rtl_sim/bin/INCA_libs
can/sim/rtl_sim/bin/CVS
can/syn/synplicity/rev_1
can/syn/synplicity/CVS
can/syn/libero/CVS
can/sim/rtl_sim/run
can/sim/rtl_sim/out
can/sim/rtl_sim/log
can/sim/rtl_sim/bin
can/sim/rtl_sim/CVS
can/rtl/verilog/CVS
can/doc/src/CVS
can/bench/verilog/CVS
can/syn/synplicity
can/syn/libero
can/syn/CVS
can/sim/rtl_sim
can/sim/CVS
can/rtl/verilog
can/rtl/CVS
can/doc/src
can/doc/CVS
can/bench/verilog
can/bench/CVS
can/syn
can/sim
can/rtl
can/doc
can/bench
can/CVS
can

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台,只提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度。更多...
  • 本站已设置防盗链,请勿用迅雷、QQ旋风等下载软件下载资源,下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或换浏览器;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*快速评论: 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内  容:
*验 证 码:
搜珍网 www.dssz.com