文件名称:UART_DESIGN
-
所属分类：
- 标签属性：
- 上传时间：2012-11-16
-
文件大小：138.28kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
The use of hardware descr iption languages (HDLs) is becoming
increasingly common for designing and verifying FPGA designs.
Behavior level descr iption not only increases design productivity, but also
provides unique advantages for design verification. The most dominant
HDLs today are Verilog and VHDL. This application note illustrates the
use of Verilog in the design and verification of a digital UART (Universal
Asynchronous Receiver & Transmitter).
increasingly common for designing and verifying FPGA designs.
Behavior level descr iption not only increases design productivity, but also
provides unique advantages for design verification. The most dominant
HDLs today are Verilog and VHDL. This application note illustrates the
use of Verilog in the design and verification of a digital UART (Universal
Asynchronous Receiver & Transmitter).
相关搜索： fpga uart
Verilog receiver
uart verilog fpga
verification verilog
verilog uart
vhdl uart fpga
verilog behavior
UART verilog
(系统自动生成,下载前可以参看下载内容)
下载文件列表
UART_DESIGN.pdf
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者，仅为网络服务对象提供信息存储空间，仅对用户上载内容的表现方式做保护处理，对上载内容本身不做任何修改或编辑。