- ArcEngine 这是一个项目开发
- STBC_wireless pdf file and matlab code for space time block coding for wireless communications
- DC-motor-control-with-Pwm-by-8051-proteus-sumulat dc motor control using pwm
- MATLAB-Euler MATLAB Euler法求解微分方程组 源程序代码
- DS 链表和树的遍历查找 链表的反转 合并链表 查找单链表中的倒数第K个结点 不允许用长度(Linked list and tree traversal lookup
- FDD massive MIMO 时空联合信道估计
文件名称:DE2_70_TV
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:164.93kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
--- --- --- -Verilog--- --- ----
This design converts DVD video into a format suitable for display on a CRT/LCD monitor. A DVD video source, such as a DVD player, should be connected to the VIDEO IN port on the DE2-70 board. A CRT/LCD monitor should be connected to the VGA port. The DVD video should be displayed on the monitor.
Initially, the video may be shifted vertically press KEY0 to force the design to resynchronize.--------------------Verilog----------------
This design converts DVD video into a format suitable for display on a CRT/LCD monitor. A DVD video source, such as a DVD player, should be connected to the VIDEO IN port on the DE2-70 board. A CRT/LCD monitor should be connected to the VGA port. The DVD video should be displayed on the monitor.
Initially, the video may be shifted vertically press KEY0 to force the design to resynchronize.
This design converts DVD video into a format suitable for display on a CRT/LCD monitor. A DVD video source, such as a DVD player, should be connected to the VIDEO IN port on the DE2-70 board. A CRT/LCD monitor should be connected to the VGA port. The DVD video should be displayed on the monitor.
Initially, the video may be shifted vertically press KEY0 to force the design to resynchronize.--------------------Verilog----------------
This design converts DVD video into a format suitable for display on a CRT/LCD monitor. A DVD video source, such as a DVD player, should be connected to the VIDEO IN port on the DE2-70 board. A CRT/LCD monitor should be connected to the VGA port. The DVD video should be displayed on the monitor.
Initially, the video may be shifted vertically press KEY0 to force the design to resynchronize.
相关搜索: DE2_70_TV
verilog video
YCbCr2RGB.v DE2_70_TV
DE2-70
vga verilog
CRT VHDL
de2
LCD verilog
LCD display verilog
video usb device design
(系统自动生成,下载前可以参看下载内容)
下载文件列表
DE2_70_TV/AUDIO_DAC.v
DE2_70_TV/db/DE2_70_TV.db_info
DE2_70_TV/db/DE2_70_TV.eco.cdb
DE2_70_TV/db/DE2_70_TV.sld_design_entry.sci
DE2_70_TV/db
DE2_70_TV/DE2_70_TV.pof
DE2_70_TV/DE2_70_TV.qpf
DE2_70_TV/DE2_70_TV.qsf
DE2_70_TV/DE2_70_TV.qws
DE2_70_TV/DE2_70_TV.sof
DE2_70_TV/DE2_70_TV.v
DE2_70_TV/DE2_70_TV_assignment_defaults.qdf
DE2_70_TV/DIV.v
DE2_70_TV/I2C_AV_Config.v
DE2_70_TV/I2C_Controller.v
DE2_70_TV/ITU_656_Decoder.v
DE2_70_TV/Line_Buffer.v
DE2_70_TV/MAC_3.v
DE2_70_TV/PLL.v
DE2_70_TV/README.txt
DE2_70_TV/Reset_Delay.v
DE2_70_TV/Sdram_Control_4Port/command.v
DE2_70_TV/Sdram_Control_4Port/control_interface.v
DE2_70_TV/Sdram_Control_4Port/Sdram_Control_4Port.v
DE2_70_TV/Sdram_Control_4Port/Sdram_Params.h
DE2_70_TV/Sdram_Control_4Port/Sdram_PLL.bsf
DE2_70_TV/Sdram_Control_4Port/Sdram_PLL.ppf
DE2_70_TV/Sdram_Control_4Port/Sdram_PLL.v
DE2_70_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v
DE2_70_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v
DE2_70_TV/Sdram_Control_4Port/sdr_data_path.v
DE2_70_TV/Sdram_Control_4Port
DE2_70_TV/SEG7_LUT.v
DE2_70_TV/SEG7_LUT_8.v
DE2_70_TV/TD_Detect.v
DE2_70_TV/TP_RAM.v
DE2_70_TV/VGA_Ctrl.v
DE2_70_TV/YCbCr2RGB.v
DE2_70_TV/YUV422_to_444.v
DE2_70_TV
DE2_70_TV/db/DE2_70_TV.db_info
DE2_70_TV/db/DE2_70_TV.eco.cdb
DE2_70_TV/db/DE2_70_TV.sld_design_entry.sci
DE2_70_TV/db
DE2_70_TV/DE2_70_TV.pof
DE2_70_TV/DE2_70_TV.qpf
DE2_70_TV/DE2_70_TV.qsf
DE2_70_TV/DE2_70_TV.qws
DE2_70_TV/DE2_70_TV.sof
DE2_70_TV/DE2_70_TV.v
DE2_70_TV/DE2_70_TV_assignment_defaults.qdf
DE2_70_TV/DIV.v
DE2_70_TV/I2C_AV_Config.v
DE2_70_TV/I2C_Controller.v
DE2_70_TV/ITU_656_Decoder.v
DE2_70_TV/Line_Buffer.v
DE2_70_TV/MAC_3.v
DE2_70_TV/PLL.v
DE2_70_TV/README.txt
DE2_70_TV/Reset_Delay.v
DE2_70_TV/Sdram_Control_4Port/command.v
DE2_70_TV/Sdram_Control_4Port/control_interface.v
DE2_70_TV/Sdram_Control_4Port/Sdram_Control_4Port.v
DE2_70_TV/Sdram_Control_4Port/Sdram_Params.h
DE2_70_TV/Sdram_Control_4Port/Sdram_PLL.bsf
DE2_70_TV/Sdram_Control_4Port/Sdram_PLL.ppf
DE2_70_TV/Sdram_Control_4Port/Sdram_PLL.v
DE2_70_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v
DE2_70_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v
DE2_70_TV/Sdram_Control_4Port/sdr_data_path.v
DE2_70_TV/Sdram_Control_4Port
DE2_70_TV/SEG7_LUT.v
DE2_70_TV/SEG7_LUT_8.v
DE2_70_TV/TD_Detect.v
DE2_70_TV/TP_RAM.v
DE2_70_TV/VGA_Ctrl.v
DE2_70_TV/YCbCr2RGB.v
DE2_70_TV/YUV422_to_444.v
DE2_70_TV
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
