文件名称:reload_fir
-
所属分类：
- 标签属性：
- 上传时间：2012-11-16
-
文件大小：15.95mb
-
已下载：1次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
这是我在Xilinx公司的FPGA上实现的FIR滤波器，调用的内部核，其特色是可以用较少的资源实现该功能，而且可以实现参数重载，即从外部MCU设置FIR滤波器的参数-This is my Xilinx FPGA to achieve the FIR filter, called internal audit, its characteristics can be achieved with fewer resources to this function, and the overload parameters can be achieved, that is, from an external MCU to set the parameters of FIR Filter
相关搜索： xilinx coe f
matlab xilinx coe fir
xilinx F
VHDL xilinx fir
FPGA FIR XILI
vhdl fir filter
RELOAD_FIR
FPGA xilinx filter
fir Xili
(系统自动生成,下载前可以参看下载内容)
下载文件列表
core_resources.txt
dds.asy
dds.ngc
dds.sym
dds.v
dds.veo
dds.vhd
dds.vho
dds.xco
dds_cs.cdc
dds_flist.txt
dds_icon.asy
dds_icon.ncf
dds_icon.v
dds_icon.veo
dds_icon.vhd
dds_icon.vho
dds_icon.xco
dds_icon_flist.txt
dds_icon_readme.txt
dds_icon_xmdf.tcl
dds_readme.txt
dds_SINCOS_TABLE_TRIG_ROM.mif
dds_tbw.ant
dds_tbw.fdo
dds_tbw.jhd
dds_tbw.tbw
dds_tbw.tfw
dds_tbw.udo
dds_tbw.xwv
dds_tbw.xwv_bak
dds_tbw_beh.prj
dds_tbw_bencher.prj
dds_tbw_isim_beh.exe
dds_tbw_isim_beh.wfs
dds_tbw_wave.fdo
dds_vio.asy
dds_vio.cdc
dds_vio.ncf
dds_vio.v
dds_vio.veo
dds_vio.vhd
dds_vio.vho
dds_vio.xco
dds_vio_flist.txt
dds_vio_readme.txt
dds_vio_xmdf.tcl
dds_xmdf.tcl
dist_mem_gen_ds322.pdf
dist_mem_gen_readme.txt
every_frediv.v
filter.v
fir.asy
fir.mif
fir.ngc
fir.sym
fir.v
fir.veo
fir.vhd
fir.vho
fir.xco
firCOEFF_auto0.mif
firCOEFF_auto1.mif
firCOEFF_auto2.mif
firfilt_decode_rom.mif
fir_coe/
fir_coe/hp_coe.coe
fir_coe/lp_coe.coe
fir_fir_compiler_v3_2_xst_1.lso
fir_fir_compiler_v3_2_xst_1.ngc_xst.xrpt
fir_fir_compiler_v3_2_xst_1_vhdl.prj
fir_fir_compiler_v3_2_xst_1_xsd/
fir_fir_compiler_v3_2_xst_1_xsd/blk_mem_gen_v2_5/
fir_fir_compiler_v3_2_xst_1_xsd/blk_mem_gen_v2_5/sub00/
fir_fir_compiler_v3_2_xst_1_xsd/blk_mem_gen_v2_5/vlg77/
fir_fir_compiler_v3_2_xst_1_xsd/blk_mem_gen_v2_5/vlg77/ramb36sdp__wrap.bin
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/hdllib.ref
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/hdpdeps.ref
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl00.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl01.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl02.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl03.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl04.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl05.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl06.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl07.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl08.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl09.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl10.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl11.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl12.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl13.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl14.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/hdllib.ref
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/hdpdeps.ref
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/sub00/
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/sub00/vhpl00.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/sub00/vhpl01.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/sub00/vhpl02.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/sub00/vhpl03.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/sub00/vhpl04.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/hdllib.ref
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/hdpdeps.ref
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl00.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl01.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl02.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl03.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl04.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl05.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl06.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl07.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl08.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl09.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl10.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl11.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl12.vho
fir_fir_compiler_v3_2_xst_1_xsd/da_fir_v9_0/
fir_fir_compiler_v3_2_xst_1_xsd/da_fir_v9_0/hdllib.ref
fir_fir_compiler_v3_2_xst_1_xsd/da_fir_v9_0/hdpdeps.ref
fir_fir_compiler_v3_2_xst_1_xsd/da_fir_v9_0/sub00/
fir_fir_compiler_v3_2_xst_1_xsd/da_fir_v9_0/sub00/vhpl00.vho
fir_fir_compiler_v3_2_xst_1_xsd/da_fir_v9_0/sub00/vhpl01.vho
fir_fir_compiler_v3_2_xst_1_xsd/da_fir_v9_0/sub00/vhpl02.vho
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/hdllib.ref
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/hdpdeps.ref
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/sub00/
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/sub00/vhpl00.vho
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/sub00/vhpl01.vho
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/sub00/vhpl02.vho
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/sub00/vhpl03.vho
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/sub00/vhpl04.vho
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/sub00/vhpl05.vho
fi
dds.asy
dds.ngc
dds.sym
dds.v
dds.veo
dds.vhd
dds.vho
dds.xco
dds_cs.cdc
dds_flist.txt
dds_icon.asy
dds_icon.ncf
dds_icon.v
dds_icon.veo
dds_icon.vhd
dds_icon.vho
dds_icon.xco
dds_icon_flist.txt
dds_icon_readme.txt
dds_icon_xmdf.tcl
dds_readme.txt
dds_SINCOS_TABLE_TRIG_ROM.mif
dds_tbw.ant
dds_tbw.fdo
dds_tbw.jhd
dds_tbw.tbw
dds_tbw.tfw
dds_tbw.udo
dds_tbw.xwv
dds_tbw.xwv_bak
dds_tbw_beh.prj
dds_tbw_bencher.prj
dds_tbw_isim_beh.exe
dds_tbw_isim_beh.wfs
dds_tbw_wave.fdo
dds_vio.asy
dds_vio.cdc
dds_vio.ncf
dds_vio.v
dds_vio.veo
dds_vio.vhd
dds_vio.vho
dds_vio.xco
dds_vio_flist.txt
dds_vio_readme.txt
dds_vio_xmdf.tcl
dds_xmdf.tcl
dist_mem_gen_ds322.pdf
dist_mem_gen_readme.txt
every_frediv.v
filter.v
fir.asy
fir.mif
fir.ngc
fir.sym
fir.v
fir.veo
fir.vhd
fir.vho
fir.xco
firCOEFF_auto0.mif
firCOEFF_auto1.mif
firCOEFF_auto2.mif
firfilt_decode_rom.mif
fir_coe/
fir_coe/hp_coe.coe
fir_coe/lp_coe.coe
fir_fir_compiler_v3_2_xst_1.lso
fir_fir_compiler_v3_2_xst_1.ngc_xst.xrpt
fir_fir_compiler_v3_2_xst_1_vhdl.prj
fir_fir_compiler_v3_2_xst_1_xsd/
fir_fir_compiler_v3_2_xst_1_xsd/blk_mem_gen_v2_5/
fir_fir_compiler_v3_2_xst_1_xsd/blk_mem_gen_v2_5/sub00/
fir_fir_compiler_v3_2_xst_1_xsd/blk_mem_gen_v2_5/vlg77/
fir_fir_compiler_v3_2_xst_1_xsd/blk_mem_gen_v2_5/vlg77/ramb36sdp__wrap.bin
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/hdllib.ref
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/hdpdeps.ref
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl00.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl01.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl02.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl03.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl04.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl05.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl06.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl07.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl08.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl09.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl10.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl11.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl12.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl13.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_mux_bit_v9_0/sub00/vhpl14.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/hdllib.ref
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/hdpdeps.ref
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/sub00/
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/sub00/vhpl00.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/sub00/vhpl01.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/sub00/vhpl02.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/sub00/vhpl03.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_reg_fd_v9_0/sub00/vhpl04.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/hdllib.ref
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/hdpdeps.ref
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl00.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl01.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl02.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl03.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl04.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl05.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl06.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl07.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl08.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl09.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl10.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl11.vho
fir_fir_compiler_v3_2_xst_1_xsd/c_shift_ram_v9_0/sub00/vhpl12.vho
fir_fir_compiler_v3_2_xst_1_xsd/da_fir_v9_0/
fir_fir_compiler_v3_2_xst_1_xsd/da_fir_v9_0/hdllib.ref
fir_fir_compiler_v3_2_xst_1_xsd/da_fir_v9_0/hdpdeps.ref
fir_fir_compiler_v3_2_xst_1_xsd/da_fir_v9_0/sub00/
fir_fir_compiler_v3_2_xst_1_xsd/da_fir_v9_0/sub00/vhpl00.vho
fir_fir_compiler_v3_2_xst_1_xsd/da_fir_v9_0/sub00/vhpl01.vho
fir_fir_compiler_v3_2_xst_1_xsd/da_fir_v9_0/sub00/vhpl02.vho
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/hdllib.ref
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/hdpdeps.ref
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/sub00/
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/sub00/vhpl00.vho
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/sub00/vhpl01.vho
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/sub00/vhpl02.vho
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/sub00/vhpl03.vho
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/sub00/vhpl04.vho
fir_fir_compiler_v3_2_xst_1_xsd/dist_mem_gen_v3_1/sub00/vhpl05.vho
fi
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.