搜索资源列表
yetert
- This package includes 4-bit calculator designed in Xilinx FPGA 10 using VHDL. This calculator contains 3 registers, 1 ALU, 1 decoder and 1 FSM (finite state machine).
traffic_lights
- Verilog语言3个程序，包括4位二进制的BCD码加法器，ALU位片，交通信号灯。既有源码也有word文档说明。-Verilog language three procedures, including 4-bit binary code of the BCD adder, ALU-bit chip, traffic lights. Only source documents that have word.
slice
- A technique for constructing a processor from modules,each of which processes one bit-field or “slice” of an operand.Bit slice processors usually consist of an ALU of 1,2,4 or 8-bits and control lines including carry or overflow signals usually inter
MIPS-Parts
- // * Data Memory and IO: This is the data memory, and some IO hardware // * 8x16 register file: eight 16-bit registers // * 16-bit ALU // * 2:1 16-bit Multiplexer // * Sign extender from 7 to 16 bits // * 4:1 16-bit Multiplexer-// * Data Me
myboothmul
- 三种16位整数运算器的ALU设计方法，调用库函数74181（4位ALU），组成串行16位运算器。(用74181的正逻辑) B．调用库函数74181和74182，组成提前进位16位运算器。(用74181的正逻辑) 注意：调74181库设计，加进位是“0”有效，减借位是“1”有效，所以最高位进位或借位标志寄存器要统一调整到高有效 C．用always @，case方式描述16位运算器-Three 16-bit integer arithmetic logic unit of the ALU desig
fpga1
- This the VHDl file of ALU compiler that can generate +-/* of 4 bit no.-This is the VHDl file of ALU compiler that can generate +-/* of 4 bit no.
VHDL_book2
- add4a：4位加法器的设计 add8a：8位加法器的设计 subtract：4位减法器的设计 addsub： 4位加法器/减法器的设计 shift4：移位寄存器的设计 mult4：乘法器设计 div8：除法器设计 alu4：算术逻辑单元ALU设计-add4a: 4-bit adder design add8a: 8 bit adder design subtract: 4-bit subtraction Design addsub: 4-bit ad
ALU
- 在Sparten3E上实现4位操作数、3位指令ALU功能，包含7段数码管的译码显示。具有异步清零功能。-Implemented on Sparten3E 4-bit operand, 3 instruction ALU functions, including the 7-segment display decoder. With asynchronous clear function.
4BitALU
- This 4-Bit ALU performs four below operations: 00 (S14=0 & S04=0) : OR 01 (S14=0 & S04=1) : AND 10 (S14=1 & S04=0) : ADD 11 (S14=1 & S04=1) : SUB
vhdsl_4bit_alu
- a 4 BIT alu implemented using vhdl as core language. Works fine on spartan 3e. tested and verified
ALU-master
- alu 4 bit, add, sub, com(Perform basic operations, addition, subtraction, comparison)
project_ALU
- 4-bit ALU for adding and subtracting 4 bit numbers. It displays the output on the sevensegment display
DCD project
- vhdl code for 4 bit alu