搜索资源列表
mac_controller
- 用verilog编写实现的以太网控制器(MAC)源码,解压后用ISE打开工程即可。-Prepared using verilog implementation Ethernet Controller (MAC) source code, open the project after decompression can be used ISE.
ethernet_tri_mode.tar
- 基于verilog编写以太网激励程序源代码-Ethernet-based incentive program write verilog source code
FPGAEthernetVerilog
- 使用Verilog语言在FPGA平台上控制Ethernet上数据的发送与接收-FPGA realization using Verilog to control transmitting and receiving data over Ethernet
ldpc_encoder_802_3an_latest.tar
- 适用于10GBase-T的以太网(802.3an协议)LDPC, VERILOG语言编写,可以应用在LATTICEXP2系列芯片上,基于Gallager算法。-LDPC encoder for 10GBase-T Ethernet (802.3an), based on Gallager s A algorithm
ethernet_controller_Verilog
- 以太网控制器源码,verilog语言,包含MAC、MII接口-Ethernet controller ,include MAC and MII interfaces ,by verilog
MACtop
- 基于FPGA的以太网控制器(MAC)源码,包括发送、接收、控制、CRC、寄存器、计数器等模块-Ethernet MAC sub-layer protocol
ethernet10-100M-IP-core
- 以太网10-100M IP核Verilog源码,可综合-Ethernet 10-100M IP core Verilog source code can be integrated
ethmac
- 以太网的verilog代码,来自opencores网站。-Ethernet verilog code from opencores site.
ethernet(MAC)verilog-langue
- 用veriolog编写以太网控制器(MAC)-ethernet MAC of verilog
MAC_verilog
- 以太网MAC网卡的Verilog源代码,可以节省TCP/IP协议的设计开发时间。-Verilog source code for Ethernet MAC network card, you can save the TCP/IP protocol design and development time.
EEthhernet_vet
- Ethernet(以太网)verilog ip core用veriloggHDL语言写的以太网软核,对学习verilog语言与以太网有非常大帮助。 -Ethernet (Ethernet) Verilog the ip core with veriloggHDL language Ethernet soft-core, there is a very big help to learn verilog language and Ethernet.
MII
- 以太网MII芯片配置接口的VHDL设计,配置PHY芯片的模块设计-Ethernet MII chip configuration interface VHDL design, configuration PHY chip module design
verilog-ip-core
- verilog ip核,源代码,ethernet, video_compression_systems-verilog ip core source code, ethernet, video_compression_systems
EtherNet
- 以太网控制器的FPGA实现,用Verilog语言编写!-Ethernet controller FPGA, Verilog language!
8b10b
- 8b10b编解码,用于光通信和千兆以太网,verilog编写,已验证-8b10b codec for optical communications and Gigabit Ethernet, verilog prepared Verified
ethernet.tar
- verilog写的以太网硬件模型,使用xilinx FPGA,ieee802.3ae-an ethernet model in Verilog,using a Xilinx FPGA,and the function:IEEE 802.3ae Media Access Control (MAC) Parameters, Physical Layers, and Management Parameters for 10 Gb/s Operation
MAC_verilog
- 以太网的verilog代码实现,希望提供有所帮助-Ethernet verilog code, I hope to provide helpful
10_100M-Ethernet-
- 10M 100M 以太网 Verilog 源代码-10M 100M Ethernet
FPGA IP cores
- FPGA IP cores on verilog for USB CY7C68013, VGA, Ethernet DM9000A, Sound WM8731.
ETH_SRC
- 网络接口源码实现,使用的是Verilog语言-ethernet Verilog