搜索资源列表
用verilog编写的液晶显示程序
- 用verilog编写的液晶显示程序,已调试通过。 1、 本工程主要是设计一个LCD的控制模块,然后在LCD上显示想要显示的数据。 2、 通过JTAG口把LCD12864.sof下载到FPGA上,则LCD就会显示出要显示的数据。-Written liquid crystal display with verilog program has been through debugging. 1, this project is to design a LCD control module, a
das3580sch
- das3580开发板原理图,■ Altera CycloneII EP2C8Q208C8N 的FPGA器件; ■ EPCS4 – 4Mbit 串行配置器件; ■ JTAG和AS双模式下载口; ■ 512Kbyte 10ns级SRAM器件构成双数据通道; ■ Cy7c68013a_128axc高性能USB2.0控制芯片;-das3580 development board schematics, ■ Altera CycloneII EP2C8Q208C8N the FPG
AD_TEST
- 1、 本工程主要是把输人AD芯片的电压显示在数码管上。 2、 测试时,从JTAG口把AD_TEST.sof下载到FPGA,右边的4个数码管将会显示电压数据(单位:毫伏)。 -1, this project is mainly to AD input voltage displayed on the digital chip tube. 2 test, from the JTAG port to AD_TEST.sof download to the FPGA, the right o
I2C_v
- 本工程主要是介绍操作一个I2C总线接口的EEPROM AT24C08的方法,使用户了解I2C总线协议和读写方法。 2、通过JTAG口把I2C_FPGA.sof下载到FPGA后,请先长按reset按键大约1秒左右,以进行初始化。按一下实验板上的KEY1键,计数器加1计算,并把计算结果写入EEPROM,并同时显示在数码管最低位,按KEY0把EEPROM的数据读取出来,并显示在数码管上。-Operation of this project is to introduce an I2C bus inte
PS2_v
- 1、本工程主要是设计一个键盘的控制模块,2、把键盘链接到实验板上,通过JTAG口把PS2.sof下载到FPGA后,在键盘上的输人则会在实验板上的数码管显示相应的ACSII码。-1, this project is to design a keyboard of the main control module, 2, the keyboard linked to the experimental board through the JTAG port to PS2.sof downloaded t
ledverilog
- 通过AS,JTAG通信,基本掌握FPGA的程序烧写构成。-By AS, JTAG communication, basic grasp of programming the FPGA application form.
vga_pingpong
- 利用FPGA控制VGA输出在CRT显示器上实现乒乓球游戏,工程在\project文件夹里面 源文件和管脚分配在\rtl文件夹里面 下载文件在\download文件夹里面,.mcs为PROM模式下载文件,.bit为JTAG调试下载文件。在xilinx xc3s400调试通过-The FPGA to control the VGA output table tennis game on a CRT monitor, the project \ project file folder source
FFlash_FPAG_JP
- FPGA或者CPLD通过JTAG接口口对FLASH进行读写的资料。非常有用 -FPGA or CPLD through the JTAG interface port on the FLASH read and write information. Very useful
A3P600-PQG208
- Actel FPGA A3P600最小系统原理图,包含JTAG 、电源和封装 -Actel FPGA A3P600 minimum system schematics, including JTAG, power and packaging
jbi_22
- 用于CPU模拟JTAG接口来配置altera的FPGA-jam player are used to configure altera fpga
Altera Qsys Design Tutorial
- The Qsys System Design Tutorial (PDF) provides step-by-step instructions to create and verify a design with the Qsys system integration tool in the Quartus® II software. This design example includes the system components to design a memory tester sys
rdf0125_fft_sim_tutorial
- FPGA硬件协仿真,采用jtag的仿真例子,如果自己设计的板卡,需要加上BSP文件,bsp的文件格式在fpga的安装目录-ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point Fast Fourier Transform Simulation
lattice-ecp3-config
- The JTAG ID s of the supported FPGA s. The ID is 32bit wide reversed as noted in the manual.
ex1_config_as_jtag
- FPGA器件有三类配置下载方式:主动配置方式(AS) 、被动配置方式(PS)和最常用的基于JTAG的配置方式。 本代码对AS和JTAG的配置方式进行了研究。-FPGA devices have three types of configuration download: active configuration (AS), passive configuration (PS) and the most common way of JTAG-based configuration. The cod
openocd-0.8.0
- OpenOCD provides on-chip programming and debugging support with a layered architecture of JTAG interface and TAP support including: - (X)SVF playback to faciliate automated boundary scan and FPGA/CPLD programming - debug target support (
lattice-ecp3-config
- The JTAG ID s of the supported FPGA s. The ID is 32bit wide reversed as noted in the manual.
jtag_latest.tar
- JTAG for veriolog-FPGA
ARM_SOC
- ARM最小系统,vivado或ISE综合后下载至FPGA板子上可以做ARM用,包含连接在AHB总线上的RAM和ROM,ARM内核引出JTAG接口,可以连接调试器用keil-MDK进行调试!(ARM minimum system, vivado or ISE integrated download to the FPGA board can be used as ARM, including the RAM and ROM connected to the AHB bus, the ARM ker