CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 搜索资源 - IEEE 754

搜索资源列表

  1. 4321

    0下载:
  2. IEEE STD 754 的格式说明和算法的C语言实现IEEE_754-IEEE STD 754 and the algorithm descr iption format C language IEEE_754
  3. 所属分类:Data structs

    • 发布日期:2017-03-29
    • 文件大小:54891
    • 提供者:john
  1. Float_point

    0下载:
  2. 浮点数加/减法器的设计 规格化的浮点数运算器 IEEE标准754 单精度-Floating-point add/subtract device design normalized floating-point arithmetic unit single-precision IEEE Standard 754
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-01
    • 文件大小:5593
    • 提供者:tong
  1. IEEE754_float-type

    1下载:
  2. 解读IEEE标准754:浮点数表示,及IEEE754标准的转换-Interpretation of IEEE Standard 754: floating-point representations, and the IEEE754 standard conversion
  3. 所属分类:软件工程

    • 发布日期:2013-12-14
    • 文件大小:79683
    • 提供者:站长
  1. s_frexp

    0下载:
  2. IEEE 754 logb. Included to pass IEEE test suite. Not recommend. Use ilogb instead.
  3. 所属分类:Linux-Unix program

    • 发布日期:2017-04-14
    • 文件大小:4482
    • 提供者:ganiujin
  1. s_significand

    0下载:
  2. for exercising the fraction-part(F) IEEE 754-1985 test vector.NDK r8d: Add android_setCpu().
  3. 所属分类:Linux-Unix program

    • 发布日期:2017-04-29
    • 文件大小:11843
    • 提供者:gahieyei
  1. ieee_test

    0下载:
  2. IEEE functions for satisfying IEEE 754 test.
  3. 所属分类:Linux-Unix program

    • 发布日期:2017-04-13
    • 文件大小:2117
    • 提供者:kndueke
  1. fpu_double

    0下载:
  2. The Verilog version of the code is in folder “fpu_double”, and the VHDL version is in folder “double_fpu”. There is a readme file in each folder, and a testbench file to simulate each core. These cores are designed to meet the IEEE 754 standard f
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-29
    • 文件大小:244260
    • 提供者:丁一
  1. half_float-master

    0下载:
  2. half_float: C implementation of a 16 bit floating-point type mimicking most of the IEEE 754 behaviour. Compatible with the half data type used as texture format by OpenGl/Direct3D.
  3. 所属分类:OpenGL program

    • 发布日期:2017-04-30
    • 文件大小:11871
    • 提供者:haozai
  1. SVM

    0下载:
  2. State vector machine with single class output. The code works on 32 bit numbers in IEEE 754 floating point format for single precision numbers.
  3. 所属分类:Data Mining

    • 发布日期:2017-05-09
    • 文件大小:1835561
    • 提供者:RP17
  1. VHDL-Samples

    0下载:
  2. VHDL Samples,8-bit calculator controller;vending machine controller with typical vending machine logic ;mplements (most of) the logic required to implement a IEEE 754 multiplier unit.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-06
    • 文件大小:542644
    • 提供者:小海豚
  1. floatConvert

    1下载:
  2. 根据IEEE754规定写了个float型数据与二进制数转换的方法-According to the provisions of the IEEE 754 wrote a float data and binary conversion method
  3. 所属分类:Dialog_Window

    • 发布日期:2017-01-20
    • 文件大小:136192
    • 提供者:michael
  1. fp_adder_subtractor

    0下载:
  2. 本文介绍用于计算IEEE 754标准的双精度64位浮点二进制数加/减法硬件架构。-In this article, an optimized pipeline hardware architecture for computing IEEE 754 standard double precision 64-bit floating point binary number addition/subtraction was proposed.
  3. 所属分类:File Formats

    • 发布日期:2017-05-06
    • 文件大小:711984
    • 提供者:Jenny
  1. adder

    1下载:
  2. 能够实现单精度浮点加法运算。输入引脚有:第一运算数,第二运算数,复位信号,时钟信号。输出信号有:运算结果,运算完成标志。(To achieve a single precision floating-point addition operations)
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-18
    • 文件大小:5219328
    • 提供者:无聊人
  1. Coding Files

    0下载:
  2. Floating Point FP multiplication is widely used in large set of scientific and signal processing computation. Multiplication is one of the common arithmetic operations in these computations. A high speed floating point double
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2018-01-08
    • 文件大小:52224
    • 提供者:kutti
« 1 2 3»
搜珍网 www.dssz.com