CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 搜索资源 - USB interface VHDL

搜索资源列表

  1. lcd-code

    1下载:
  2. 比较完整的LCD接口代码,verilog编写,分为6800和8080两种CPU接口,且有完整的仿真程序-Relatively complete LCD interface code, verilog prepared 6800 and 8080 is divided into two types of CPU interfaces, and there is a complete simulation program
  3. 所属分类:Graph Recognize

    • 发布日期:2017-04-09
    • 文件大小:1832615
    • 提供者:李佳
  1. FPGAkaifashilidaohang

    0下载:
  2. 《FPGA数字电子系统设计与开发实例导航》的配套光盘,Verilog编写,USB、I2C、MAC的接口设计-"FPGA digital electronic system design and development examples navigation" matching discs, Verilog prepared, USB, I2C, the MAC interface design -err
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2015-05-26
    • 文件大小:1567072
    • 提供者:黑洞
  1. pc

    0下载:
  2. 键盘和USB与PC机的接口程序,适用于CPLD FPGA设计中,与上位机的连接与通信-Keyboard and USB and PC-interface program for the design of CPLD FPGA with PC connectivity and communication
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-24
    • 文件大小:166171
    • 提供者:mengzi
  1. VHDL_NEXYS_Example41

    0下载:
  2. In this example w ill interface the PS/2 port to a PS/2 keyboard, also known as an AT keyboard. The example will not apply to the newer USB keyboards, or to the older, obsolete XT keyboard. Keyboards contain their own microprocessors that conti
  3. 所属分类:Other systems

    • 发布日期:2017-03-27
    • 文件大小:20044
    • 提供者:will
  1. VHDLcode

    0下载:
  2. 大量VHDL程序,由浅入深包括基础程序,各种接口实验,PC、USB SRAM等扩展板实验,及综合实验设计等。-A large number of VHDL program, Deep and includes basic procedures, various interface experiment, PC, USB' SRAM other expansion board experiments, and the comprehensive experimental design.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-25
    • 文件大小:8411591
    • 提供者:蒲俊杰
  1. PDIUSB

    0下载:
  2. 用VHDl语言实现USB与FPGA接口模块代码-VHDl language with USB and FPGA Interface Module code
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-06
    • 文件大小:1319
    • 提供者:Diego
  1. CCD_Array

    0下载:
  2. Interface TCD1209DG with Altera FPGA and transfer image data to PC via USB using USB FX2 Slave FIFO mode, Only FPGA code included.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-18
    • 文件大小:3320832
    • 提供者:muralidh
« 1 2»
搜珍网 www.dssz.com