搜索资源列表
FIR_VHDL
- FIR滤波器的VHDL代码,可以修改冲击函数的值-FIR filter VHDL code can modify the impact of the value function
8051forxilinx
- 这是一个基于xilinx平台的8051处理器文件,用VHDL代码编写-This is a platform based on Xilinx 8051 processor document, using VHDL coding
bujindianji
- vhdl代码!步进电机定位控制系统VHDL程序与仿真!初学者可以参考参考-VHDL code! Stepper motor positioning control system and simulation of VHDL procedures! Beginners can refer to reference
fanzhen
- vhdl代码: 出租车计价器VHDL程序与仿真!初学fpga者可以参考参考!!比较简单-VHDL code: Taximeter VHDL procedures and simulation! FPGA beginner can reference a reference! ! Relatively simple
timer
- vhdl代码:电子时钟VHDL程序与仿真!初学fpga者可以参考参考!!比较简单-VHDL code: electronic clock and simulation of VHDL procedures! FPGA beginner who can refer to reference! ! Relatively simple
fangzhen
- vhdl代码: 采用等精度测频原理的频率计程序与仿真!初学fpga者可以参考参考!!比较简单-VHDL code: Using the principle of frequency measurement accuracy, such as the frequency of procedures and simulation! FPGA beginner who can refer to reference! ! Relatively simple
MyState
- 这份是实验课上的教师和学生用的实例。关于用matlab simulink仿真状态机并生成vhdl代码的详细内容-The experimental class teachers and students to use examples. Matlab simulink simulation on the use of state machine and generates VHDL code details
vhdl
- 电梯控制器的模块电路,其中一个很重要的模块,是txt格式的代码-Elevator controller module circuit, which is a very important module is the code txt format
ch8ex
- 几个简单数字逻辑电路的VHDL代码,带有简单的说明-A few simple digital logic circuits VHDL code, with a simple note
code
- 一个8位微处理器的VHDL代码以及testbench-8-bit processor VHDL
Fundamentals.of.Digital.Logic.with.VHDL-source.ZIP
- <数字逻辑与VHDL设计>代码 作者:STEPHEN BROWN,ZVONKO VRANESIC 边计年译 -《Fundamentals of Digital Logic with VHDL》 [Brown,Vranesic-2005] code Bian Jinian Translation
The_design_of_MIPS_CPU(VHDL)
- MIPS CPU设计实例的完整文档,台湾一个大学生的MIPS CPU完整设计文档,内附设计代码。-a complete document of MIPS CPU design , a Taiwan university students complete MIPS CPU design document, containing the design code.
FPGA_AM
- 基于cyclone系列FPGA的模拟幅度调制的VHDL代码-Cyclone series FPGA-based simulation of VHDL code amplitude modulation
fir_16
- vhdl代码 实现16阶fir滤波器,可以仿真通过-vhdl code fir filter stage 16 can be adopted simulation
the_VHDL_programe_of_generate_RAM
- 一个产生RAM的VHDL代码,使用这个程序不需要调用系统的RAM,可以对这个代码进行适当的修改,以提高RAM的速度-the VHDL programe of generate RAM
rom
- 只读存储器VHDL代码,可运行实现,已用quartusII6.0验证-Read-only memory VHDL code can be run to achieve has been used to verify quartusII6.0
lpf
- 实现低通采样功能的vhdl代码,可在quartus里运行。-The achievement of low-pass function vhdl sample code can be run in quartus.
SEG7_LUT_8_0
- DE2开发平台7段显示VHDL代码,自己针对vilorg翻译成VHDL代码-DE2 Development Platform 7 show the VHDL code for vilorg translated into their own VHDL code
crcsend
- 用vhdl代码实现循环冗余检验,CRC即Cycic Redundancy Check-Vhdl code used to achieve the cycle redundancy check, CRC that Cycic Redundancy Check
CPU
- 实现简单CPU功能的源码,可以实现加减乘除和移位功能,VHDL代码,程序运行在MAX PULS和Quartua上。-The purpose of this project is to design and simulate a parallel output controller (POC) which acts an interface between system bus and printer. The Altera’s Maxplus Ⅱ EDA tool is recommended