搜索资源列表
ACTEL-FPGA-1602(Verilog)
- 1602液晶显示程序,用verilog写的!-1602 LCD program, written using verilog!
Verilog
- 田耘《无线通信FPGA设计》书中例子的Verilog代码-Tian Yun, " Wireless Communications FPGA design" book example of Verilog code
FPGA-RAM-Verilog
- 用Verilog语言编写的FPGA,对波形数据用RAM存储-Using Verilog language FPGA, using the waveform data stored in RAM
beep
- verilog写的控制喇叭的FPGA程序。-written in Verilog FPGA speaker control procedures.
FPGA-DDS
- 在FPGA内,以查表方式实现频率直接合成器(DDS)功能。verilog源代码-In the FPGA in order to achieve the look-up table means the direct synthesizer frequency (DDS) feature. verilog source code
Verilog-SRAM
- 用verilog hdl语言编写的fpga与片外sram 的读写控制-With the verilog hdl language fpga sram chip with read and write control
Verilog
- FPGA经典例子,可以让大家更好的学习Verilog HDL-Classic example of FPGA, allowing you to better learn Verilog HDL
lcd
- 基于fpga的tft液晶驱动,控制器是ILI9325,是verilog写的,16位并口模式,我上网上搜索了很久都没找到的,-Fpga based on the tft LCD driver, controller ILI9325, is written in verilog, 16-bit parallel mode, on-line search for a long time I did not find,
VERILOG-jpeg
- 用Verilog语言在FPGA上实现JPEG图片的解码,附带testbench-With the Verilog language in the FPGA to achieve JPEG image decoding, with testbench
verilog
- verilog描述的以太网MAC层源代码,功能正确,已经在FPGA开发板上测试!需要的赶紧下-verilog descr iption of the Ethernet MAC layer source code, function correctly, has been tested in the FPGA development board! Need to hurry the next! ! !
counter
- 用Verilog HDL语言实现FPGA的频率等精度测量。(已经过验证)-Using Verilog HDL language, such as FPGA frequency measurement accuracy. (Has already been verified)
Verilog_module
- Verilog编写基于FPGA的鉴相器模块-Write Verilog FPGA-based phase detector module
cos
- FPGA实现正弦,余弦的计算,verilog语言-FPGA realization of sine, cosine calculation, verilog language
ps2_keyboard
- FPGA PS2键盘驱动设计,使用软件QuartusII6.0 verilog-FPGA PS2 keyboard-driven design, the use of software QuartusII6.0 verilog
Verilog
- fpga使用代码大全,很有用的,,谢谢下载,我没什么说的了,住学习愉快-fpga using the Code Complete, very useful, Thank you to download, I have nothing to say about it, learning to live happily
10100MIP
- 以太网10100M IP核Verilog源码(可综合)\以太网10-100M IP核Verilog源码,可综合-10100M IP Ethernet core Verilog source code (which can be integrated) \ 10-100M IP Ethernet core Verilog source code can be integrated
sdr_c_trl_verilog
- SDRAM 控制器的Verilog代码 经过综合验证过的.无截压密码-SDRAM controller Verilog code comprehensive test after all. No cut-off pressure Password
8051core-Verilog
- 8051的verilog内核,fpga里实现8051的话用得上-8051 Verilog cores, fpga achieve useful 8051 words
fpgaPCI
- fpga开发pci的verilog,不可多得的源代码。-FPGA development pci of verilog, rare source code.
verilog
- 组成原理的大作业,写一个计算器,用verilog语言写的-The composition of the major principles of operation, write a calculator, using the language written in Verilog