搜索资源列表
zidongshouhuoji
- 自动售货机的verilog使用,可以作为初学CPLD的一种参考。-Verilog vending machine use, can be used as a reference for beginners CPLD.
three_machine_study
- verilog 三段式状态机的写法,很好的Pdf-verilog three-state machine is written, a good Pdf
VerilogDesignand-test_PdfPCode
- Verilog 设计与验证源码+PDF,经典教程,对与RTL和状态机的理解有很大帮助,适合FPGA开发工程师。-Verilog design and verification source+ PDF, classic tutorial, and state machine understanding of RTL helps a lot, suitable for the FPGA development engineers.
verilog_xiyiji
- 为Verilog Hdl 代码实现自动洗衣机启动,复位,水洗,排水,脱水,等功能,并能显示洗衣机的工作状态-Code for the Verilog Hdl automatic washing machine start, reset, washing, drainage, dewatering, and other functions, and can display the working status of washing machine
mealy_sequence
- 实现米粒状态机 用verilog语言实现状态机的过程-Implement a state machine with a grain of rice verilog state machine language course
New-WinZip-File.ZIP
- verilog fsm e book to understand verilog codes in finite state machine
Nixie-tube
- 这是一个verilog HDL语言代码,主要利用状态机控制数码管,从0到9循环显示。-This is a verilog HDL language code, the main use state machine control digital tube, from 0 to 9 cyclic display.
ThBird
- 雷鸟车尾灯设计,采用VERILOG语言开发,大家可以逐渐熟悉状态机实验。-Thunderbird car taillight design, using VERILOG language, everyone can become familiar with the state machine experiment.
ps_top
- verilog写ps2接口驱动程序,对状态机的描述。把键盘串行的13为数据转换为并行的8为数据,并储存在寄存器-The needle verilog write ps2 interface drivers, to the descr iption of the state machine. The keyboard for data transfer of serial and parallel for the 8 for data, and stored in a register to xi
Frame-synchronizer-
- 原创,帧同步器的Verilog代码,在FPGA上验证实现过,无误。作为通信系统帧传输的仿真,有限状态机同步态和失步态的切换仿真。-Original Verilog code for frame synchronization, verify the implementation on the FPGA, and correct. Frame transmission as the communication system simulation, finite state machine sync
FPGA_ps2_lcd
- FPGA实现 LCD1602 显示 PS/2 键盘的键值,熟悉并掌握液晶 1602 显示屏的使用方法及PS/2键盘的接口标准,学习利用Verilog-HDL语言编写有限状态机实现较为复杂的设计与应用。-LCD1602 FPGA realizing that the PS/2 keyboard keys, familiar with and master the use of liquid crystal display 1602 method and PS/2 keyboard interfac
state
- verilog 应用状态机设计的序列检测器-verilog ,state machine
CPLD-Three-voting
- CPLD/FPGA 设计实例手册 用VHDL语言设计三人表决器 用原理图输入的方式设计三人表决器 用verilog-HDL语言设计三人表决器-CPLD/FPGA design example manual Three of the voting machine VHDL language Schematic design of a three-member voting Verilog-HDL language design three-member voti
11111
- 1、用FPGA/CPLD实现HS162字符液晶显示。 2、分析相应的功能要求,分析CPLD与字符液晶HS162的接口典型电路。 3、利用状态机的设计方法,通过指令编程实现对HS162-4液晶模块的读/写操作,以及屏幕和光标的操作。 4、编写模块的Verilog HDL语言的设计程序。 5、在Quartus II软件或其他EDA软件上完成设计和仿真。 -This design of a CPLD-based controls HS162 to achieve character
Moore_Asynchronous_state_machine
- moore异步状态机verilog实现,通过异步时钟和两个输入来对输出的状态进行控制,比同步状态机有更广泛的应用。-the moore asynchronous state machine verilog implementation, asynchronous clock and two input to the output state control, have a much wider application than the synchronous state machine.
luojidianlu
- 一些复杂逻辑电路的设计,状态机的verilog的程序语言-The design of complex logic circuits, the state machine of the verilog programming language
reaction-time_FPGA_Verilog
- 基于FPGA的反应时间测试机——verilog HDL-Based on the reaction time test machine in the FPGA- Verilog the HDL
VHDL
- 自动售货机的modelsim verilog语言,用于简易的自动售货机编译-Modelsim, Verilog language of the vending machine for a simple vending machine to compile
FSM
- 关于状态机的规范编码风格,有具体的verilog,vhdl实例-On the norms of the state machine coding style, specific Verilog, VHDL instance
lcd1602
- 本代码在FPGA上使用Verilog编程语言实现LCD1602驱动(使用状态机)-This code using Verilog programming language achieved LCD1602 driver (using the state machine) on the FPGA