搜索资源列表
sd_slave_device
- verilog source code for SD card SLAVE DEVICE IP-Core
MyDDS
- 利用查找表法编写的DDS的verilog程序,节省了利用IP核实现需要的资源,软件为ISE,-Prepared using look-up table method of verilog DDS program, save the use of IP core implementation requires resources, software for the ISE,
cordic
- altera cordic ip core, 包含文档,完整设计,以及测试向量-altera coedic ip core, including the document, whole design, and the testbench.
FPGA
- FPGA应用开发入门与典型实例 代码 FPGA(现场可编程逻辑器件)以其体积小、功耗低、稳定性高等优点被广泛应用于各类电子产品的设计中。本书全面讲解了FPGA系统设计的背景知识、硬件电路设计,硬件描述语言Verilog HDL的基本语法和常用语句,FPGA的开发工具软件的使用,基于FPGA的软核嵌入式系统,FPGA设计的基本原则、技巧、IP核, FPGA在接口设计领域的典型应用,FPGA+DSP的系统设计与调试,以及数字变焦系统和PCI数据采集系统这两个完整的系统设计案例。 -FPGA
TERASIC_AUDIO
- 友晶提供的Audio的IP核。这个IP核提供了Verilog的硬件部分源码和相应的HAL驱动程序。-Audio provided by Friends of Crystal' s IP core. The IP core provides a Verilog hardware part of the source and the corresponding HAL driver.
pwm
- 利用Verilog语言产生17路PWM波,控制17路舵机,可以作为IP核添加到AVALON总线上,在nios IDE里用C语言控制。-Using Verilog language production of 17 Road PWM signal to control 17 Servos, can be used as IP core to the AVALON bus, in the nios IDE in control with the C language.
I2C_code
- 与IP核配套的I2C-Master Core,包含了目前主流FPGA芯片的I2C实现,代码包括Altera/Xilinx/OpenCore等公司的VHDL/Verilog/C等。-I2C-Master Core
i2c_latest.tar_1
- I2C的OPEN CORE 的代码,很使用,可以直接改参数-I2C open core ip。verilog
lab8
- my labs on verilog. this is modeling of proccesor core
IIC
- 用标准Verilog HDL 语言编写的IIC总线IP核,详细定义了时序及输入输出, 可以直接应用-Standard Verilog HDL language of the IIC bus IP core, a detailed definition of the timing and the input and output, can be applied directly
Floating-Point-Adder
- 浮点数加法器IP核的vhd设计。浮点数加法运算是运输中使用最高的运算,结合vhdl和EPGA可编程技术,完成具有5线级流水线结构、符合IEEE 754浮点标准、可参数化为单、双精度的浮点数加法器。-Floating point adder design IP core vhd. Floating-point addition operation is used in most transport operations, combined with vhdl and EPGA programmab
Cordic
- cordic算法ip核,国外网站搞到的,可以应用于电机控制,快速数值计算,基于FPGA硬件实现-cordic ip core,just enjoy
FPGA_FFT
- 基于IP核的FPGA FFT算法模块的设计与实现 在QUATUSII下实现-IP-based core module FPGA FFT algorithm design and implementation be achieved in QUATUSII
grlib-tmtc-1.0.18.tar
- Zipped LEON3 processor VHDL core.
blk_write
- verilog 块ram写入操作 fpga xilinx ip core-Verilog block_ram module fpga xilinx ip core
rax2
- rax2 fft implation the fft in verilog instance and in ise of xilinx it show how to istance fft core and the port used
pipelined_fft_64
- 利用IP Core编写的Verilog程序,实现FFT变换,希望对大家有帮助。-Written using Verilog IP Core procedures to achieve FFT transformation, we want to help.
CoreCFI
- VERILOG编写的CoreCFI实验例程,包括整个工程,可以直接使用-Prepared CoreCFI VERILOG test routines, including the whole project, can be used directly
Q8051
- A 1T51 core which contain 16 verilog files. this mcu core consiste with standard 51
LIP2131CORE_dram_controller
- LIP2131 CORE Verilog DRAM Controller