搜索资源列表
project
- 自动生成试卷，环境是VS2005+office Word 2003 + VSTO， 运行此程序需要一定的环境支持。这是我的毕业设计，大家看看……这里是我搜集的一些资料，希望对大家有所帮助:-D-Automatic generation of papers, the environment is VS2005+ office Word 2003+ VSTO, run this program requires a certain degree of environmental support. T
dstar
- "D" - star source code
avcodec-52
- Dll, Use to Chrome, avcodec-52.d-Dll, Use to Chrome, avcodec-52.dll
async_FlipFlop
- asynchronous D-FlipFlop & JK-FlipFlop.. with test bench.
edisp
- DFT-D DFT-D能量校正 用于计算vdW作用体系，得到改进后的DFT作用能和力。适用于范德华作用体系，pi-pi作用体系。-DFT-D
vb
- 卡西欧dt930开发，PC与扫描设备的通信代码，中间用到一个hostcm32.d-Casio dt930 development, PC and communication code scanning equipment, in the middle use a hostcm32.dll
lyapunov2
- Sample software that implements this procedure while searching for chaotic solutions in general 2-D quadratic maps is available in (DOS) BASIC source and executable code. Sample software that calculates the Lyapunov exponent (-0.5 to 0.5) for the Hén
D-FNN
- D-FNN程序，可以直接用的程序。希望大家下载！-D-FNN
d
- NAME: track PURPOSE: Constructs n-dimensional trajectories from a scrambled list of particle coordinates determined at discrete times (e.g. in consecutive video frames). CATEGORY: Image Processing CALLING SEQUENCE: result
d
- 主芯片AT89C51,一种倒计时控制器。主要内容包括：24C02读写程序（比较简洁易懂），倒计时程序。均包含在d.c中 -The main chip AT89C51, a countdown controller. The main contents include: 24C02 reading and writing program (more concise and understandable), the countdown procedure. Are included in the
PELCO_D
- 云台控制界面，显示云台控制pelcod协议-pelco-d
D
- VC++常用数值计算方法 D 盘 VC++常用数值计算方法 D 盘-VC++ numerical methods commonly used in VC++ disc D numerical methods commonly used in VC++ disc D numerical methods commonly used in disk D
74hc74
- 带使能和清零端的D触发器，Verilog实现，有实验说明文档。-With a clear end to enable and D flip-flop, Verilog implementation, there is experimental documentation.
d-flip
- 同步复位的D 触发器，该触发器有一个数据输入端D，时钟输入端CLK，清 零输入端CLR，数据输出端Q。CLR为1时，触发器复位-Synchronous reset D flip-flop, the flip-flop has a data input D, the clock input CLK, clear input CLR, the data output Q. CLR 1, the trigger reset
my_reg
- D触发器，Verilog实现，配有实验说明文档。-D flip-flop, Verilog implementation, with experimental documentation.
part4
- d flipflop using verilog
Lua51[1]
- 需要执行文件lua51.dll 需要执行文件lua51.d-需要执行文件lua51.dll 需要执行文件lua51.dll
R(D)
- 这个程序可用来画R(D)函数，学习信息论的一般要做这个。-This procedure can be used to draw R (D) function, learning the general information theory to do this.
EIA-CEA-861-B
- cea 861 download cea-861-d download-cea 861 download cea-861-d download
dff1
- vhdl maxplus d触发器最基本的定义 自己看看有没有用-vhdl maxplus d trigger the most basic definition of their own to see if there is no use