当前位置：
首页 资源下载
搜索资源 - floating point vhdl
搜索资源列表
-
0下载：
给出系统的整体框架设计和各模块的实现，包括芯片的选择、各模块之间的时序以及控制、每个运算模块详细的工作原理和算法设计流程；通过VHDL语言编程来实现浮点数的加减、乘除和开方等基本运算功能；在Xilinx ISE环境下，对系统的主要模块进行开发设计及功能仿真，验证
了基于FPGA的浮点运算。
-The overall framework of system design and realization of each module which contain selection of ch
-
-
1下载：
32为浮点数乘法的vhdl源代码，嵌入式系统中有可能会用到，基于fpga硬件实现-32 for the floating point multiplication vhdl source code, embedded systems may be used, based on fpga hardware
-
-
0下载：
浮点数的加法，基于vhdl语言实现，在电机控制中经常使用-Floating point addition, based on vhdl language, often used in motor control
-
-
0下载：
This a square root unit of several floating point sizes in VHDL.-This is a square root unit of several floating point sizes in VHDL.
-
-
2下载：
基于FPGA的数字正交下变频器设计,在ALTERA的DE2开发板上设计一个多相滤波结构数字正交变换器。其中多相滤波模块是最关键模块，该模块将64阶滤波器的系数分成奇偶两路，并通过VHDL常数的方式存储在模块内部。这些常数是通过在MATLAB中调用FDATool，根据滤波器的参数要求来生成的。这些浮点格式的滤波器系数还需要在MATLAB中计算成二进制补码的形式，才可以存储在模块中。-FPGA-based digital quadrature down-converter design, ALTER
-
-
0下载：
利用FPGA实现DSP浮点运算，VHDL代码-FPGA implementation using floating-point DSP, VHDL code
-
-
0下载：
this file is the vhdl codes for floating point multiplier.
-
-
0下载：
this file is vhdl codes for rounding the floating point number to nearest number.it is useful for floating point multiplier.
-
-
0下载：
用VHDL语言实现8为浮点二进制小数四则运算-8 with the VHDL language binary floating-point decimal arithmetic
-
-
0下载：
floating point multiplier unit developed in vhdl
-
-
0下载：
To design fixed point to floating point encoder and experiment with
simulation, synthesis and implementation features of the Xilinx Project navigator.
Specifically, the objectives of this lab are:
1. To try out basic building blocks of VHDL beh
-
-
0下载：
VHDL语言编写的8位BCD除法器，可以实现浮点数计算，只支持正数运算，并用isim进行仿真-VHDL language 8 BCD division, can achieve floating-point calculations, which only supports a positive number arithmetic, and use isim simulation
-
-
0下载：
经过FPGA验证的VHDL全精度浮点运算单元-double floating point unit in VHDL
-
-
0下载：
some impurement of Vhdl libary (floating point vs..)
-
-
0下载：
VHDL浮点除法运算，VHDL浮点数除法，源码，含仿真图 -VHDL floating point division, source code, including simulation mapVHDL floating point division, source code, including simulation map
-
-
0下载：
这是一个计算32位浮点数的除法器，ALTERA的FPGA可直接用，用VHDL语言写的，希望能帮助有需要的朋友-This is a 32-bit floating-point calculation of divider, ALTERA FPGA can be directly used, written in VHDL language, hoping to help a friend in need
-
-
0下载：
Floating point unit in VHDL
-
-
0下载：
The Verilog version of the code is in folder “fpu_double”, and the VHDL version is in folder
“double_fpu”. There is a readme file in each folder, and a testbench file to simulate each core. These
cores are designed to meet the IEEE 754 standard f
-
-
0下载：
Total 32-bit floating-point and 32-bit floating-point multiply by VHDL language programming
-
