搜索资源列表
JPEG-LS
- 基于改进JPEG-LS算法的遥感图像近无损压缩专利,由航天五院508所申报,很详细的介绍了算法和fpga的实现-Improved JPEG-LS algorithm near lossless compression patent, the space the five branches of 508 reporting, a detailed explanation of the algorithm and implementation fpga
cocahome_20100403094552
- 实现基于FPGA的turbo码的编解码matlab代码-FPGA implementation of turbo codes based codec matlab code
noise
- 基于FPGA的噪声产生电路,用MATLAB设计噪声仿真程序,产生仿真数据的方法。并利用FPGA模拟信号。其中有详尽的matlab仿真程序,FPGA仿真结果以及总的设计报告。-Noise generating circuit based on FPGA, using MATLAB simulation program designed noise, resulting simulation data. Analog signal using the FPGA. Which detailed mat
The_dual-port_RAM-based_FPGA
- 基于FPGA的双口RAM实现及应用,对RAM有一个系统的介绍-The dual-port RAM-based FPGA Implementation and Application of RAM to have a systematic introduction
FFT
- 自己用Matlab写的FFT的代码,主要是为了FPGA实现的前期建模-FFT using Matlab to write their own code, mainly to preliminary modeling of FPGA implementation
CompletethedirectsequencespreadspectrumsystemPNpre
- 完成直接序列扩频系统的伪码精确同步,并用FPGA进行实现-Complete the direct sequence spread spectrum system PN precise synchronization, and implementation with FPGA for
DDC_Ver1.0
- 数字下变频(DDC)在如今基于软件无线电的架构中对系统的整体性能决定性的影响,代码为基于Matlab的4通道DDC程序,程序中可以根据需要调节滤波器等参数评估DDC的性能对于使用FPGA实现DDC有较大的参考价值-Digital down conversion (DDC) in today' s architecture based on software radio system a decisive impact on the overall performance of the code
farrow
- 一份很好的数字时延程序(采用farrow算法),采用Verilog HDL,经过测试通过,是我一个雷达项目中的代替模拟时延的。精度很高,并有MATLAB程序验证-A good digital delay, Verilog HDL, procedures, is my test through a radar simulation project instead of the delay. Precision is high, and MATLAB validation
QAM16_demo
- This a demonstration for 16QAM. It is a Simulink model, including hardware implementation on Xilinx FPGA for adaptive equalizer and carrier recovery. -This is a demonstration for 16QAM. It is a Simulink model, including hardware implementation on Xil
OFDM_Security
- This a Simulink model that demonstrates an algorithm that applies wireless security on physical layer. The demonstration is based on 802.11a (simplified) and receiver is implemented on Xilinx Virtex 4 FPGA. The RAR file inlcudes 2 files: 1. Simul
nlpf
- This simple Matlab function simulates a innovative algorithm for narrow band interference mitigation for wireless communications, esp for satellite comm. The algorithm looks similar to LMS, but error is non-linearly transformed. It works well and a
fir_compiler
- FIR编译器。自动生成具有用户自定参数的FIR滤波器。 在 matlab里面设计滤波器,matlab里面设计输入字长。生成的rtl代码是该文件的头部有位宽宏定义,可以自行查阅。 -FIR Compiler. Automatically generate a user-defined parameters of FIR filters. Design a filter inside the matlab, matlab which design input word length. Rtl
FPGA-basedimplementationoftherootraisedcosine
- 基于FPGA实现根升余弦滤波器的研究(在MATLAB环境中)-FPGA-based implementation of the root raised cosine filter (in the MATLAB environment)
RadioCom
- Implementation of SDR on FPGA.
cdma2k_ddc_12_1
- matlab simulink 开发的CDMA2K DDC数字下变频器和滤波器,使用XILINX FPGA V5系列,并包含DDC每个阶段的输出验证matlab程序,非常实用。-matlab simulink developed CDMA2K DDC digital down converter and filter, using the XILINX FPGA V5 series, and contains the output of each stage of verification DD
makecoe
- matlab生成*.COE文件,用于xilinx公司FPGA内部存储器的初始化文件-matlab generate*. COE file for xilinx FPGA internal memory company initialization file
Simulink-to-VHDL-Route
- This paper presents the way of speeding up the route from the oretical design with Simulink/Matlab, via behavioral simulation in fixed-point arithmetic to the implementation on either FPGA or custom silicon. This has been achieved by porting
digital-quadrature-down-converter
- 基于FPGA的数字正交下变频器设计,在ALTERA的DE2开发板上设计一个多相滤波结构数字正交变换器。其中多相滤波模块是最关键模块,该模块将64阶滤波器的系数分成奇偶两路,并通过VHDL常数的方式存储在模块内部。这些常数是通过在MATLAB中调用FDATool,根据滤波器的参数要求来生成的。这些浮点格式的滤波器系数还需要在MATLAB中计算成二进制补码的形式,才可以存储在模块中。-FPGA-based digital quadrature down-converter design, ALTER
fir-and-iir
- FPGA关于数字滤波器设计,FIR的FPGA实现及其Quartus与MATLAB仿真-FPGA on the digital filter design, FIR s Quartus FPGA Implementation and Simulation with MATLAB
FPGA-based-Torque-and-Flux-Estimator-_IREE
- This paper presents a new design of the torque and stator flux estimators for Direct Torque control (DTC) for Field Programmable Gate Array (FPGA) implementation, which permit very fast calculations. An alternative variable word-size approach in