当前位置：
首页 资源下载
搜索资源 - parallel multiplier
搜索资源列表
-
0下载：
一个并行高速乘法器芯片的设计与实现-a parallel high-speed chip Multiplier Design and Implementation of
-
-
1下载：
串并FIR滤波器设计:并行FIR滤波器具有速度快、容易设计的特点，但是要占用大量的资源。在多阶数的亚高频系统设计中，使用并行结构并不合算，但亚高频系统需要较高的处理速度，而串行架构往往达不到要求，因此，结合串并这两种设计方法的长处，在使用较少的硬件资源的同时实现了较高的处理速度，这里说明一种65阶八路并行、支路串行FIR滤波器的设计（实际使用了1个乘法器，8个乘累加器，一个累加器）。-String and FIR filter design: parallel FIR filter with a
-
-
0下载：
High performance 32-bit/40-bit floating-point processor
Code compatibility—at assembly level, uses the same
instruction set as other SHARC DSPs
Single-instruction multiple-data (SIMD) computational architecture—
two 32-bit IEEE floating-point
-
-
0下载：
multiplier 8x8 this is a source code of 8x 8 parallel shift multiplication
-
-
0下载：
利用VerilogHDL语言编写的各种各样的乘法器，比如并列乘法器，省时乘法器等-VerilogHDL language using a variety of multipliers, such as parallel multipliers, multiplier and other time-saving
-
-
0下载：
一种并行的有限域乘法器结构，用于ECC系统构建，多项式基-A parallel Finite Field Multiplier Architecture for ECC system construction, polynomial basis
-
-
0下载：
RobustVerilog generic FIR filter
In order to create the Verilog design use the run.sh scr ipt in the run directory (notice that the run scr ipts calls the robust binary (RobustVerilog parser)).
The filter can be built according to 3 differe
-
-
0下载：
We present elliptic curve cryptography (ECC) coprocessor,
which is dual-field processor with projective
coordinator. We have implemented architecture for scalar
multiplication, which is key operation in elliptic curve
cryptography. Our coproc
-
-
0下载：
parallel pipeline reconfigurable multiplier
-
-
0下载：
We present the design of a planar-integrated optoelectronic vector-matrix multiplier. The inherent
parallel-processing potential is fully exploited by optical implementation of multiplications and
summations. Planar integration makes the free-spa
-
-
0下载：
一个VHDL编的简单乘法器，基本原理设计如下图所示: 将两个操作数分别以串行和并行模式输入到乘法器的输入端, 用串行输入操作数的每一位依次去乘并行输入的操作数, 每次的结果称之为部分积, 将每次相乘得到的部分积加到累加器里, 形成部分和, 部分和在与下一个部分积相加前要进行移位操作。-A simple multiplier VHDL series, the basic principles of design as follows: two operands, respectively, ser
-
-
0下载：
Multiplication is performed in three stages. After reset, the 8-bit operands are “loaded” and the product register is set to zero. In the second stage, s1, the actual serial-parallel multiplication takes place. In the third step, s2, the product is t
-
-
0下载：
用verilog代码来实现并行序列乘法器，采用乘法器结构，读者可以自行编译，-Use verilog code to implement a parallel sequence multiplier, using the multiplier structure, readers can compile their own,
-
-
0下载：
流水线高速并行乘法器，流水线设计，并行加法计算-High-speed parallel pipelined multiplier
-
-
0下载：
利用系数奇对称的性，节约一半乘法器资源，实现平行FIR滤波器的功能。-The function of parallel FIR filter is realized by using oddly symmetric coefficients and saving half of the multiplier resources.
-
