搜索资源列表
MD5(verilog)
- MD5算法的verilog实现,同时包含有testbench。-Verilog of MD5 algorithm is realized, includes testbench at the same time .
148个verilog hdl小程序(有很多testbench)——
- 148个verilog hdl小程序(有很多testbench)——.-148 Verilog HDL small programs (many testbench) from Part
verilog
- 一个桶形移位寄存器的.v文件,含testbench
verilog
- 一个简单状态机的.v文件,含testbench
how to write testbench
- 很好的,适合初学者Writing Efficient Testbenches
16QAM_verilog 使用Verilog实现全数字的16QAM调制器
- 使用Verilog实现全数字的16QAM调制器,假设载波的频率为1MHz,数据比特率为100kbit/s.包括源代码和testbench-use verilog to realize 16qam,carrier frequency is 1MHz,data rate is 100kbit/s.including source code and testbench
sha-1.rar
- 本算法基于leon2协处理器接口标准,内含testbench,在modelsim中仿真通过,在ise9.2中综合及后仿真通过。,The algorithm is based on the leon2 co-processor interface standard, including testbench, ModelSim simulation in the adoption, in ise9.2 integrated and adopted after the simulation.
pn_generator.rar
- FPGA实现pn发生器,Verilog代码实现,另带modlesim的仿真测试文件,很有价值。,FPGA realization of pn generator, Verilog code, and the other with the simulation test modlesim documents of great value.
fifo_32_4321.rar
- 用verilog写的输出数据宽度可变的FIFO,输入数据为32-bit,输出数据可以配置为4-1任意bit。有设计文件和testbench,Use verilog to write a variable width of the output data FIFO, input data for the 32-bit, output data can be configured as 4-1 arbitrary bit. There are design files and testbench
fifo
- 异步fifo,用Verilog编写,包含testbench,已经通过modelsim调试,内含文档和波形图-Asynchronous fifo, to prepare to use Verilog, including testbench, debug modelsim has passed, including documents and wave
rom_des
- DES 加密算法的VHDL和VERILOG 源程序及其TESTBENCH。-VHDL and VERILOG sourcecode and TESTBENCH of DES encrypting algorithm
how_to_write_TestBench
- Verilog的testbench写法。网上搜集的内容。有好几个文档。-Verilog for testbench written. Online collection of content. There are several documents.
test_bech
- verilog + testbench 文件的读写操作-verilog+ testbench
top1
- verilog可综合的图像旋转模块和testbench-verilog synthesizable testbench modules and image rotation
testbench(vhdl)
- 是学习数字电路设计verilog语言,及Writing testbench的首先好书。-wrting testbench
verilog
- 这是一个uart串口实现16550的实现,代码已测试过了。-This is a 16550 uart serial port, the code has been tested before.
A-Verilog-HDL-Test-Bench-Primer
- verilog testbench 编写入门,轻松教会编写测试代码-shell interpreter tutorial information, content, round and rich, from the basics
Modsim-AND-testbench
- 关于fpga中,测试平台testbench的技巧,及仿真软件MOSIDISIM-About fpga skills test platform testbench, and simulation software MOSIDISIM
verilog
- 8位计数器,可以实现计数器的相关功能,内涵verilog文件和testbench文件(8 bits counter,include v and testbech files ,has the ability of 8 bits counter)
verilog add4
- 分两部分,基于verilog的四位和八位加法器设计,用synopsys的VCS仿真工具进行功能仿真,掌握基本的makefile编写以及linux操作。(Divided into two parts, four and eight adder based on verilog design, function simulation with synopsys VCS simulation tools, master the basic makefile writing and Linux.)