搜索资源列表
PWM_VerilogHDL
- altera公司网站上的详细的PWM设计的Verilog hdl源程序,大多数都采用这个-altera company' s Web site the detailed design of the PWM source Verilog hdl, most have adopted this
IIC_Verilog
- FPGA Verilog HDL模拟IIC通讯接口-FPGA Verilog HDL IIC Interface
LCD
- lcd verilog hdl 源码 可以直接使用,适用modelsim-lcd verilog HDL source
FPGA
- VHDL、Verilog HDL语言,是华为公司的技术指导书,希望对你有所帮助-VHDL、Verilog HDL
Verilog_Digital_Design_Synthesis
- Verilog HDL A guide to Digital Design and Synthesis Samir Palnitkar SunSoft Press 1996
clock
- verilog HDL 编写的时钟分频器-prepared by the clock divider verilog HDL
usartverilogydm
- verilog hdl在FPGA设计中广泛应用,好的程序代码是学习verilog的好帮手-verilog hdl widely used in the FPGA design, a good code is a good helper to learn verilog
clock
- 采用Verilog HDL语言编写的多功能数字钟,包括四个功能:时间显示与设置、秒表、闹钟、日期显示与设置.-Using Verilog HDL language multi-functional digital clock, including the four functions: time display and settings, stopwatch, alarm clock, date display and settings.
cpu_16bit
- design cpu 16 bits by verilog HDL.
Processor_alu
- this Code is in verilog HDL. This Code is for piplined processor with 4 opcode. this will work in three cycle latch, decode and exicute.. test bench for xilinx ise is laos given
SDRAMverilog
- SDRAM 驱动,Verilog HDL源码-SDRAM-driven, Verilog HDL source code
Verilog-DRAM
- fpga(veriloh hdl)编写的SDRAM程序说明 -fpga(veriloh hdl)SDRAM
seven_seg_decoder
- ITS A verilog HDL code for seven segment display .. on different FPGA there are seven segment displays available .. any number from 0 to 9 can be displayed on it .. using this decoder a BCD input is required .. that would be decoded to seven segment
T_light
- A verilog HDL program to simulate a traffic light condition at a T-junction.
VerilogHDL
- Verilog HDL设计要点在前面学习的基上, 通过本章十个阶段的练习,能逐步掌握Verilog HDL 设计的要点。可以先理解样板模块中每一条语句的作用,然后对样板模块进行综合前和综合后仿真,再独立完成每一阶段规定的练习。-Verilog HDL design points in the previous study based on ten stages of practice by this chapter, can gradually grasp the main points of
veriloghdl
- verilog hdl硬件描述语言,其中讲述了十个例子,帮助大家学习verilog hdl硬件描述语言。-verilog hdl hardware descr iption language, which describes 10 examples to help you learn verilog hdl hardware descr iption language.
1212
- VERILOG+HDL硬件描述语言实现电话计费系统,实践代码。-VERILOG+ HDL hardware descr iption language telephone billing system, practice code.
my_clock
- 使用verilog HDL语言编写的时钟电路代码,能实现24小时电子钟的功能。-Using verilog HDL code written in the clock circuit can achieve 24-hour clock function.
verilog
- 一个很好的关于verilog的PPT 第1章 EDA设计与Verilog HDL语言概述 第2章 Verilog HDL基础与开发平台操作指南 第3章 Verilog HDL程序结构 第4章 VERILOG HDL语言基本要素 第5章 面向综合的行为描述语句 第6章 面向验证和仿真的行为描述语句 第7章 系统任务和编译预处理语句 第8章 VERILOG HDL可综合设计的难点解析 第9章 高级逻辑设计思想与代码风格 第10章 可综合状态机开发实例 第1
16QAM
- This Verilog HDL file for 16 QAM mapper-This is Verilog HDL file for 16 QAM mapper