搜索资源列表
video_compression_systems
- 根据jpeg标准用verilog语言编写的视频编码器,此编码器可作为一个通用IP使用,完成数字音频/视频的编解码功能-under jpeg standards with the Verilog language video encoder, this encoder can be used as a common IP use, complete digital audio / video codec
qep_data_bus
- 基于地址总线接口的四倍频编码器信号接口的 FPGA实现 Verilog HDL的-address bus interface based on the four frequency signal encoder interface FPGA Verilog HDL
jpeg_encoder
- 完整的jpeg encoder verilog code,DCT部分採用1991 IEEE transection paper,利用skew circular convolution來實現精簡電路-complete jpeg encoder Verilog code, DCT is partly based on the IEEE 1991 transection paper, using skew circular convolutions to achieve streamlining ci
rs-codec-8-4
- encode.v The encoder syndrome.v Syndrome generator in decoder berlekamp.v Berlekamp algorithm in decoder chien-search.v Chien search and Forney algorithm in decoder decode.v The top module of the decoder inverse.v Computes multiplic
Verilog_Development_Board_Sources
- 朋友,我是Jawen.看到先前上载的一套CPLD开发板的VHDL源码挺受欢迎的,现在就将她的Verilog源码也一并贡献给大家:8位优先编码器,乘法器,多路选择器,二进制转BCD码,加法器,减法器,简单状态机,四位比较器,7段数码管,i2c总线,lcd液晶显示,拨码开关,串口,蜂鸣器,矩阵键盘,跑马灯,交通灯,数字时钟-friends, I Jawen. previously seen on the set of CPLD Development Board VHDL source code q
97_2D_2Level
- 這是一個二維的上提式9/7離散小波的Verilog的源碼,此為Encoder
encode RS(255,239)编码
- Verilog HDL代码,RS(255,239)编码,未采用弱对偶基-Verilog HDL code, RS(255,239)encoder, without weak-dual base
sim.rar
- 通用的循环码编码器和(7,4)循环码译码器。采用VERILOG HDL编写,通过硬件验证。需使用modelsim 5.6仿真,Common cyclic code encoder and (7,4) cyclic code decoder. VERILOG HDL preparation used by the hardware verification. Need to use simulation modelsim 5.6
xapp514_aes3-audio
- DVB数字音频接口(AESEBU)encoder源码,包括VHDL和VERILOG,基于XILINX FPGA,已验证.-AES-EBU interface,VHDL,VERILOG
encoder8_3
- 用VERILOG语言实现了常用8_3编码器.-Verilog language used to achieve a common decoder 3-8.-With the VERILOG language to implement common 8_3 encoder .- Verilog language used to achieve a common decoder 3-8.
fec_enc
- 实现RS(255,239)的编码器,语言为Verilog。-Implementation RS (255,239) encoder, language is Verilog.
Altera_IP_verilog
- Altera IP的产生与实现。定制一个8B10B编码器,采用verilog语言建立仿真模型,并验证。-Altera IP generation and implementation. Customize a 8B10B encoder, using verilog language, a simulation model, and verify.
encoder
- 基于1553B 模块 decoder 程序(decode_1553b_model.v)
encoder_clk
- 精确实现奇数分频,将FPGA开发板提供的25MHZ时钟分频为1MHZ,内含测试文件(Accurate realization of odd frequency division, the FPGA development board provides 25MHZ clock frequency divided into 1MHZ, containing test files)
ed1553
- 自己编写的1553b总线的曼切斯特编码和解码电路(1553b encoder and decoder)
RS
- 本文设计了基于FPGA的,用verilog HDL语言描述的在伽罗华域GF( )上的RS(6,4)编码器。在ISE软件上用verilog HDL语言分别对每个模块进行描述,然后在软件上进行编译、仿真,最终实现RS(6,4)编码,下载之后用chipscope采集数据,分析符合仿真结果,达到设计的要求。(This paper is designed based on FPGA, described by Verilog HDL language in Galois field GF () on RS
jingxiang_beipin
- 实现编码器鉴向和4倍频,可用于电机测速等。(To achieve encoder and 4 times the frequency, can be used for motor speed and so on.)
Aux_Encoder
- 用于编码器ABZ输入的计数,16位的计数输出(The count output for the encoder ABZ input, the 16 bit count output)
ef48dc75a9a60030c622898a19b0f2d6 (1)
- 内有关于循环码的编码器的程序语言,可用quartus ii打开(There is a program language on the encoder of the loop code, which can be opened with Quartus II)
ENC_ab_dir
- 产生相差90°的AB相脉冲,并且模拟AB相位的超前或滞后,用于ABZ编码器信号的分析(The AB phase pulse with a difference of 90 degrees is produced and the AB phase is simulated forward or lagging, for the analysis of the signal of the ABZ encoder)