搜索资源列表
u-uart
- UART verilog TX/RX OpenCores share
串口verilog源代码
- 串口UARTverilog源代码。包括控制模块、收、发模块。程序全，功能简洁，包含Q2工程
uart
- verilog写的与电脑通信的uart，我实验过了，一切都很好，工作很好
UART
- verilog代码，串口发送接收代码，含有源代码和测试文件，准确可用-verilog code for serial port transmit and receive code, with source code and test files, and accurate available
uart
- Verilog实现串口收发数据，包括整个quartus工程-Verilog serial port to send and receive data, including the whole quartus project
zigbee_sensor
- ZigBee无线模块实验.rar；基于FPGA-2C35核心；博创实验箱平台。 在quartusII里面添加uart核，利用串口与主控制机相通信，获取从控制机上传感器的的温度、湿度、光敏电阻、热敏电阻等信息（其中主控制机与从控制机是通过zigbee协议通信） -ZigBee wireless module experiment rar core on the FPGA-2C35 Borch experimental box platform. Add uart nuclear qua
FPGA-RS232-verilog
- fpga上的串口驱动程序，包括接收主机来的数据（deserial）和发送由FPGA产生的数据(serial).该程序的调试需要借助串口调试助手-serial port driver on the fpga, including the receiving host to the data (deserial) and send the data generated by the FPGA (serial) to pc. The program needs the serial debug deb
uart_EP3C16_FIFO
- Verilog编写的串口RS232收发字符串程序,使用FIFO作为数据缓冲区,有效收发字符串长度为256字节,解决了利用串口调试工具与FPGA通讯只能收发单字节的问题.-Programs for uart/RS232, it can receive and transmit strings.
RS232CUART
- 详细介绍了基于verilog设计uart的原理，并提供源代码，实用性强-Detailed design based on Verilog UART principle, and to provide source code, practical
Intel8251
- 用VHDL实现Intel 8251的UART功能-Intel 8251 with VHDL realization of the UART Function
uart
- UART串口的verilog源代码，完全正确-UART serial Verilog source code, completely correct ...........
test_uart
- uart VHDL code : include tx,rx,parity bit control
UART
- 带有自适应功能的UART，是用VERILOG编写的源码，包括测试文件，与大家分享-Adaptive function with UART, are prepared using VERILOG source code, including test papers, to share with you
UARTtransmitter
- UART Transmitter. VHDL code and its testbench.
UART
- UART接口的源码测试程序、Verilog语言编写-UART
uart
- this file contains verilog code of uart file
uart_txd
- 基于verilog hdl的UART串口发送子程序。-Verilog hdl a UART-based serial port to send subroutine.
Transmitter
- UART Transmitter Verilog Code
Receiver
- UART Receiver Verilog Code