搜索资源列表
jpeg_src
- 是jpeg标准下图象压缩的vhdl实现工程,包括core文件,测试文件,工程文件-image compression vhdl realization project under standard jpeg.core files, test files and project files are included.
tcm_decode
- TCM解码,VHDL代码,是我在工作中做的工程代码,时序稳定,里面有syn以及软判决的算法,经典-TCM decoder, VHDL code, yes, I do work in the project code, timing stability, There are syn and soft-decision algorithm, classic!
VHDL_Memory_Library_Code
- 通用存储器VHDL代码库,The Free IP Project VHDL Free-FIFO, Quartus standard library. -generic VHDL code for memory, The Free Project VHDL IP Free-FIFO, Quartus standard library.
clk_div2n
- 这是用VHDL 语言编写的参数可以直接设置的2n倍时钟分频器,在运用时,不需要阅读VHDL源代码,只需要把clk_div2n.vhd加入当前工程便可以直接调用clk_div2n.bsf。-This is the VHDL language parameters can be directly installed 2n times the clock dividers, when exercising not reading VHDL source code, clk_div2n.vhd simp
DDSforsinandcos
- 用VHDL实现的DDS,可输出正弦、余弦波形。将所有文件放在一个工程文件里,再分别生存模块,按原理图连接及可-using VHDL DDS, output sine, cosine wave. All documents will be placed on a project document, respectively survival module, according to diagram and can link
FPGA-based_oscilloscope
- FPGA-based_oscilloscope,VHDL写的实现 示波器的程序,及完整的工程描述文档-FPGA-based_oscilloscope. VHDL was oscilloscope to achieve the realization of the process, and complete the project descr iption document
xx_new4
- The purpose of this lab is to introduce the concept of FSMs with a datapath, and to study the usage of more complex test benches. Also, we enforce a rudimentary design methodology by assuming that the students are part of a bigger p
sram
- sram操作vhdl源程序,内有sdram模型,控制器设计,及测试源程序-sram operating in vhdl \doc DDR SDRAM reference design documentation \model Contains the vhdl SDRAM model \route Contains the Quartus 2000.05 project files a routed controller design \simulation
EDA
- EDA实验序列信号检测器和模可变计数器,工程文件和VHDL文件-EDA test sequence signal detector and variable-counter model, project files and VHDL files
test42_CoreABC
- VHDL How to use CoreABC-IP with uart microsemi project
epson s31
- projetor epson s31+ descricao
chu_ip_drv
- It contains the C driver (.c and .h) files of IP cores in Parts III and Part IV. Since the driver files are not integrated with HAL, the corresponding files must be manually copied to the software application project directory when a core is used i
23842-prezidentskiy-kortezh-v12
- vhdl is very good for doing project
pipelined_fft_128_latest.tar
- RTL IMplementaion for the project
rs232_refproj
- referance project for RS232 development
LwIP_repo
- Vivado repository for base project for LWIP throughput
project.map
- D Flip Flop for Single Bit Store
aes-project-master
- aes project vhdl FPGA
proj
- 15.k的bch编码以及解码,论文,工程(BCH coding and decoding of 15.k, thesis, project)
ppm
- 使用fpga达成的最短脉冲检测、窄脉冲成型模块程序,语言为vhdl,可用于ppm调制与解调项目设计(The program of the shortest pulse detection based on FPGA is VHDL, which can be used in PPM modulation and demodulation project design)