搜索资源列表
System09
- BurchED B5-X300 Spartan2e using XC2S300e device Top level file for 6809 compatible system on a chip Designed with Xilinx XC2S300e Spartan 2+ FPGA. Implemented With BurchED B5-X300 FPGA board, B5-SRAM module, B5-CF module and B5-FPGA-CPU-IO
8051core_vhdl
- 8051的内核(vhdl) This is version 1.1. of the MC8051 IP core. 在FPGA上运行.供有精力的人研究.-8051 kernel (vhdl) This is version 1.1. Of the M C8051 IP core. FPGA operation. have the energy for the study.
m
- 四人抢答器,使用FPGA开发工具,可以在电脑上直接运行,但是要结合硬件使用
目前以太网PHY芯片是通过总线MDC/MDIO
- 目前以太网PHY芯片是通过总线MDC/MDIO,但是基本上是通过MAC芯片直接管理的,本代码实现了通过FPGA管理PHY。即由FPGA完成MII管理,At present, Ethernet PHY chip through the bus MDC/MDIO, but basically through the direct management of MAC chip, the code through the FPGA implementation management PHY. FPGA
Micro-program
- 微程序控制电路是CPU 控制器的核心电路,控制产生指令执行时各部件协调工作所需的所有控制信号,以及下一条指令的地址。微程序控制器的组成如图6-12 所示,主要由三个部分组成,分别是微指令控制电路、微地址寄存器和微指令存储器lpm_rom 其中微指令控制电路用组合电路对指令中的1[7..2] 、操作台控制信号SWA 和SWB 的状态、状态寄存器的输出状态FC 、FZ ,产生微地址变化的控制信号,实现对微地址控制:微地址寄存器控制电路的基本输入信号是微指令存储器的下地址字段M[6..1] ,同时还受
FPGA-DE1-PACMAN
- Pacman 4 DE1-FPGA-Board
LVDS_Serdes_list_FPGA1
- FPGA之间的LVDS传输,采用serdes接口,传输速率达到400m-LVDS transmission between the FPGA using serdes interface, transfer rate up to 400m
m-mtip-10_100_1000_ethermac
- 10/100 0M以太网MAC解决方案,是IP核的相关说明,利用ALTERA的FPGA设计,QUARTUS软件为开发平台。-10/100/1000M Ethernet MAC solution is the IP core instructions, using ALTERA' s FPGA design, QUARTUS software development platform.
fufenjieqi
- 基于FPGA的复分接器,包括了M序列码的产生,2路数据复接,数据分接(包括巴克码的判断)。-FPGA-based compound splitters, including M sequence code generation, 2 channel data multiplexing, data tap (including the Barker code to judge).
crossroute-R4
- As integrated circuits are migrated to more advanced technologies, it has become clear that crosstalk is an important physical phenomenon that must be taken into account. Crosstalk has primarily been a concern for ASICs, multi-chip modules, and
fsh
- 这是我的毕业可用8位的LED显示,有小数点的。设计哦,可以用的。可供参考-VHDL-based digital frequency meter With the rapid development of electronic technology, FPGA/CPLD appear in its high-speed, high reliability, series parallel mode of outstanding merit widely used in the electronic
FPGA-Kai-Fa-Ban.REV2.0
- 本产品教程与注亍NIOS Ⅱ嵌入式开収,主要由C诧言开収,因此,打好C诧言的基础很重要,在此推荐一本《C程序设计诧言》(第2版),英文名为《The C Programming Language》(Second Edition),该书是由C诧言的设计者Brian W.Kernighan和Dennis M.Ritchie编写的一部介绍标准C诧言及其程序设计方法的权威性经典著作。全面、系统地讱述了C诧言的各个特性及程序设计的基本方法,包括基本概念,类型和表达式、控制流、函数不程序结构、指针不数组、结构
m
- m序列产生器,verilog语言实现,在FPGA上试验过-m code maker
FPGA-M-sequence-generator
- FPGA VHDL 语言M序列发生器,可以帮助各位需要的朋友探讨研究-FPGA VHDL language M-sequence generator, can you help a friend in need of research
cod-m
- flexible viterbi decoder using fpga
m-Sequence
- FPGA,verilog,输出M序列,已调试成功,可直接在Quartus上打开。-FPGA, verilog, output M sequence, has been successfully debugged, can be opened directly on the Quartus.
fpga代码
- 实现了m序列产生,同步信号提取功能,实现了所有功能(The m sequence is generated and the synchronous signal extraction function is realized)
m_sequence
- 基于fpga verilog语言生成的m序列。(Generating m sequences based on FPGA)
m-test
- 产生小m序列,用于扩频系统中,仿真测试正确,反馈级数为4(Generating m sequences)
programme stabilite
- fbdhtg gfngnhgf j mn nmj,m vgvcx