搜索资源列表
H16550_2[1].0V
- 专门做处理器和周边接口的著名ipcore厂商CAST出品的UART H16550 ，包含完整的使用说明手册、testbench、可综合，如果被网站认可，将继续上传其余的几个更好的core。-specialized processor and peripheral interfaces famous ipcore CAST product manufacturers UART H16 550, including full use manual testbench can be integrate
generic_fifo
- 这是从opencores下的fifo代码,包括了异步和同步的,还有写的testbench,希望对大家有用.-This is opencores fifo under the code, including asynchronous and synchronous. There testbench written in the hope that useful for all.
wave_gen
- 波形发生器，带TESTBENCH， 多平台 -- the design makes use of the new shift operators available in the VHDL-93 std -- this design passes the Synplify synthesis check -- download from: www.fpga.com.cn & www.pld.com.cn -waveform generator, with TESTBENCH.
mdct.tar
- 这是06年4月刚刚完成的程序，从opencore.org下载而来。用vhdl语言描写，以及matlab仿真，testbench，以及在xinlinx上的综合。 The MDCT core is two dimensional discrete cosine transform implementation designed for use in compression systems like JPEG. Architecture is based on parallel distribut
verilog-testbench-preliminary
- 硬件描述语言verilog的testbench的写作方法-the writing method of the testbench of verilog
how-to-make-a-testbench
- 怎样写一个testbench 讲述了怎样在ise或者modelsim里面怎样写仿真测试-How to write a testbench about how how to write a simulation test in ise modelsim inside
Multiplier-code-with-testbench
- VHDL code for synthesizable Multiplier with testbench
TESTBENCH
- TESTBENCH的使用教程，对初学者来说，编写测试文件是比较重要的。-TESTBENCH use of tutorials for beginners, preparation of test documents are more important.
Verilog-testbench-and-memory-I2C
- verilog编写的测试平台，内含具体project和储存模块的编写-Verilog testbench for digital design Memory I2C module Assignment
testbench
- testbench for Carry look ahead adder
Vhdl-code-a-testbench
- 基于VHDL编写的LED灯程序及testbench-LED code & testbench for VHDL
FIFO_RAM
- 同步FIFO_RAM的设计及其testbench(8 bit SYN FIFO module fifo_v(clk,rst,wen,ren,full,empty,data,q);)
i2c_master
- verilog i2c master rtl+testbench 转自特权同学(verilog i2c master rtl+testbench)
i2c_slave
- Verilog i2c slave rtl + testbench 仿真ok(Verilog i2c slave rtl + testbench)
VHDL——如何写简单的testbench
- 基于VHDL的testbench编写攻略(VHDL based on the preparation of testbench Raiders)
2F
- testing testbench to device under test (dut)
spi slave程序
- spi slave的verilog程序，有测试平台testbench程序，实现fpga作为salve的功能(spi slave verilog program)
apb uvm验证testbench
- 一个apb的uvm验证uvc,可以寄经过简单修改，建立testbench，非常便利，需要在uvm验证环境中搭建uvm验证平台
乘法器testbench
- 用于相关四位二进制乘法的简单乘法器仿真使用的testbench