搜索资源列表
countqi
- 计数器 同步异步预置数清零 verilog hdl 编写-Asynchrony preset counter reset the Verilog HDL few prepared
xapp290
- 从Xilinx网站上下的,学习FPGA部分动态重配置很好的例子。-from across the Xilinx website, learning some FPGA dynamic reconfigurable good example.
verilog100
- 有很多例子及测试代码,对初学者很有帮助,很容易上手-a lot of examples and test code, useful for beginners, it is easy to get started
RS_decoder
- rs编码vvhdl 希望能通过 我不晓得具体对大家有用否 希望懂rs编码的多多交流 -rs coding vvhdl I do not want to be able to know the specific useful whether you want to understand a lot of coding rs exchange
I2CSlave
- Verilog HDL实现的I2C Slave模拟-achieve the Verilog HDL simulation I2C Slave
lru_new
- 采用LRU替换算法。这种算法选择最久没有被访问的块作为被替换的块。 为了实现LRU算法,要在块表中为每一块设置一个计数器(cnt0,cnt1,cnt2,cnt3,)。计数器的长度为2位。-using LRU replacement algorithm. This algorithm to choose the most long visit is not being replaced as a block by block. To achieve LRU algorithm, in bloc
lcd12
- 基于ALTERA公司的DE2的LCD显示程序,一起学习.非常好的资料,也非常难得.是我参加培训时所得-the DE2 LCD display program, learning together. Very good information, and they are extremely rare. I receive training
usb1.1phy
- USB 1.1 PHY的代码,verilog语言 USB 1.1 PHY的代码,verilog语言-USB 1.1 PHY code, verilog language USB 1.1 PHY code, verilog language
pc104_fpga
- pc104接口的verilog代码,仅供参考-pc104 verilog interface code for reference purposes only
dso_keyboard
- 本文件用于spi接口的键盘扫描模块,采用Verilog语言.-spi this document for the keyboard interface scanning module, using Verilog language.
uartvhdl
- 一个在FPGA芯片上实现UART功能的vhdl源代码,提供了UART的集成-an FPGA chip to achieve UART function vhdl source code, providing integrated UART
xapp616
- A Huffman implementation reference design in both VHDL and Verilog is provided by the Xilinx-A. Huffman implementation reference desig n in both VHDL and Verilog is provided by the Xili nx
yimazhenque
- 47译码器器的verilog源代码,经过编译仿真的,绝对真确,对初学者很有帮助-47 decoder for verilog source code, compiled simulation, absolute authenticity, helpful for beginners
lpm_mul
- 8*8的乘法器verilog源代码,经过编译仿真的,绝对真确,对初学者很有帮助-8 * 8 Multiplier verilog source code, compiled simulation, absolute authenticity, helpful for beginners
binary2bcd
- This build is for developing a \"binary-to-BCD\" converter for use in // displaying numerals in base-10 so that people can read and interpret the // numbers more readily than they could if the numbers were displayed in // binary or hexadecimal
fpga_coder_module
- 本人编写的FPGA光电编码器输入模块,没有实验,但仿真基本实现,希望有参考价值.-FPGA optical encoder input module, there is no experimental, but simulation technology, hope to have reference value.
RSSI_contr
- VerilogHDL.自动增益控制模块中产生控制电压的部分-VerilogHDL. Automatic Gain Control Module have some control voltage
lcd_controlveriloghdl
- 使用Veriolog hdl 编写手机屏测试程序.-Veriolog hdl prepared to use cell phone screen test.
Verilog-HDL
- 本CD-ROM包括《Verilog-HDL实践与应用系统设计》一书中的全部例子,这些例子全部通过了验证。第七章以后的设计实例,不仅有Verilog-HDL的例子,也附了包括VB、VC++等源程序,甚至将DLL的生成方法也详尽地作了说明。 -the CD-ROM include "Verilog-HDL Practice and Application System Design," a book the whole Examples of these examples w
i2c_master_top
- i2c主模块的底层驱动,使用方便简单,可以用任何才c开发工具开发-i2c main module of the bottom-driven, simple and easy to use, can be used before any c Tools Development